aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHaojian Zhuang <haojian.zhuang@linaro.org>2014-02-10 18:05:25 +0800
committerAndrey Konovalov <andrey.konovalov@linaro.org>2014-03-17 15:46:13 +0400
commitc6a1f7e3d82634a21eff378661c00880e07bcc05 (patch)
tree2dbc6fbb8686f38098b0c11b6bb9ba8642fc53f0
parent2bb3eb26552fbf09ef20b5e9902838b062c5b8df (diff)
ARM: dts: correct L2 register address of Hi3620
Correct the register address of L2 controller in Hi3620 DTS file. Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
-rw-r--r--arch/arm/boot/dts/hi3620.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/hi3620.dtsi b/arch/arm/boot/dts/hi3620.dtsi
index c227a221943f..6836795040ad 100644
--- a/arch/arm/boot/dts/hi3620.dtsi
+++ b/arch/arm/boot/dts/hi3620.dtsi
@@ -73,7 +73,7 @@
L2: l2-cache {
compatible = "arm,pl310-cache";
- reg = <0xfc10000 0x100000>;
+ reg = <0x100000 0x100000>;
interrupts = <0 15 4>;
cache-unified;
cache-level = <2>;