aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJon Medhurst <tixy@linaro.org>2015-01-12 12:07:32 +0000
committerJon Medhurst <tixy@linaro.org>2015-03-04 09:38:51 +0000
commit85ef0131863fc59240c462441dffcfd07b43dc71 (patch)
tree8314ef2b981a50d78cc0ea35aa72d8c40f98f2f0
parent8956137925efb58799156d3f473acba1a595ed9f (diff)
dts: juno: Add SCPI and cpufreq nodes
Signed-off-by: Jon Medhurst <tixy@linaro.org>
-rw-r--r--arch/arm64/boot/dts/arm/juno.dts36
1 files changed, 36 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/arm/juno.dts b/arch/arm64/boot/dts/arm/juno.dts
index 425d93762cb2..366b0848cf2b 100644
--- a/arch/arm64/boot/dts/arm/juno.dts
+++ b/arch/arm64/boot/dts/arm/juno.dts
@@ -66,6 +66,8 @@
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&A57_L2>;
+ clocks = <&scpi_dvfs 0>;
+ clock-names = "vbig";
};
A57_1: cpu@1 {
@@ -74,6 +76,8 @@
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&A57_L2>;
+ clocks = <&scpi_dvfs 0>;
+ clock-names = "vbig";
};
A53_0: cpu@100 {
@@ -82,6 +86,8 @@
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&A53_L2>;
+ clocks = <&scpi_dvfs 1>;
+ clock-names = "vlittle";
};
A53_1: cpu@101 {
@@ -90,6 +96,8 @@
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&A53_L2>;
+ clocks = <&scpi_dvfs 1>;
+ clock-names = "vlittle";
};
A53_2: cpu@102 {
@@ -98,6 +106,8 @@
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&A53_L2>;
+ clocks = <&scpi_dvfs 1>;
+ clock-names = "vlittle";
};
A53_3: cpu@103 {
@@ -106,6 +116,8 @@
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&A53_L2>;
+ clocks = <&scpi_dvfs 1>;
+ clock-names = "vlittle";
};
A57_L2: l2-cache0 {
@@ -165,6 +177,30 @@
mboxes = <&mailbox 0 &mailbox 1>;
};
+ clocks {
+ compatible = "arm,scpi-clks";
+
+ scpi_dvfs: scpi_clocks@0 {
+ compatible = "arm,scpi-clk-indexed";
+ #clock-cells = <1>;
+ clock-indices = <0>, <1>, <2>;
+ clock-output-names = "vbig", "vlittle", "vgpu";
+ };
+
+ scpi_clk: scpi_clocks@3 {
+ compatible = "arm,scpi-clk-range";
+ #clock-cells = <1>;
+ clock-indices = <3>, <4>;
+ frequency-range = <23000000 210000000>;
+ clock-output-names = "pxlclk0", "pxlclk1";
+ };
+
+ };
+
+ cpufreq {
+ compatible = "arm,scpi-cpufreq";
+ };
+
/include/ "juno-clocks.dtsi"
dma@7ff00000 {