aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorLiviu Dudau <Liviu.Dudau@arm.com>2014-07-21 12:36:09 +0100
committerJon Medhurst <tixy@linaro.org>2017-04-03 11:59:00 +0100
commite605be96ce114707b0a448564f0c39adac97b677 (patch)
treeeeea522388857a02473ab75773255d29cf420b12
parent83526d346e126efd8038fe064e117c2a0a059a0a (diff)
arm64: Juno: Comment out the secondary HDLCD controller
The HDLCD controllers on Juno share the same PLL for the pixel clock output. If the secondary output is not connected to a monitor with the same resolution as the primary output, or to a monitor with VGA resolution, it will cause the pixel clock to be set to the wrong value for the primary output. Comment out the secondary HDLCD controller for now. Signed-off-by: Liviu Dudau <Liviu.Dudau@arm.com> [Modified for newer device-tree] Signed-off-by: Jon Medhurst <tixy@linaro.org>
-rw-r--r--arch/arm64/boot/dts/arm/juno-base.dtsi8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/arm64/boot/dts/arm/juno-base.dtsi b/arch/arm64/boot/dts/arm/juno-base.dtsi
index df539e865b90..88f6159a4da4 100644
--- a/arch/arm64/boot/dts/arm/juno-base.dtsi
+++ b/arch/arm64/boot/dts/arm/juno-base.dtsi
@@ -597,7 +597,7 @@
clocks = <&soc_faxiclk>;
clock-names = "apb_pclk";
};
-
+/*
hdlcd@7ff50000 {
compatible = "arm,hdlcd";
reg = <0 0x7ff50000 0 0x1000>;
@@ -612,7 +612,7 @@
};
};
};
-
+*/
hdlcd@7ff60000 {
compatible = "arm,hdlcd";
reg = <0 0x7ff60000 0 0x1000>;
@@ -655,7 +655,7 @@
};
};
};
-
+/*
hdmi-transmitter@71 {
compatible = "nxp,tda998x";
reg = <0x71>;
@@ -665,7 +665,7 @@
};
};
};
- };
+*/ };
ohci@7ffb0000 {
compatible = "generic-ohci";