blob: 3be36b10cb5ed1d5cf9f7b3bf80b6bd8c9b00601 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
/*
* Copyright(c) 2018 NXP. All rights reserved.
*
* This file is provided under a dual BSD/GPLv2 license. When using or
* redistributing this file, you may do so under either license.
*
* vpu_encoder_config.h
*
* Author Ming Qian<ming.qian@nxp.com>
*/
#ifndef _VPU_ENCODER_CONFIG_H
#define _VPU_ENCODER_CONFIG_H
#define VPU_ENC_WIDTH_MAX 1920
#define VPU_ENC_HEIGHT_MAX 1080
#define VPU_ENC_WIDTH_MIN 64
#define VPU_ENC_HEIGHT_MIN 48
#define VPU_ENC_WIDTH_STEP 16
#define VPU_ENC_HEIGHT_STEP 2
#define VPU_ENC_FRAMERATE_MAX 120
#define VPU_ENC_FRAMERATE_MIN 1
#define VPU_ENC_FRAMERATE_STEP 1
#define VPU_ENC_WIDTH_DEFAULT 1920
#define VPU_ENC_HEIGHT_DEFAULT 1080
#define VPU_ENC_FRAMERATE_DEFAULT 30
#define VPU_MEM_PATTERN 0x5a5a5a5a
#define VPU_TAIL_SERACH_SIZE 16
#define VPU_STRM_END_PATTERN {0x0, 0x0, 0x1, 0xb}
#define VPU_STRM_BEGIN_PATTERN {0x0, 0x0, 0x1}
#define MSG_DATA_DEFAULT_SIZE 256
#define MSG_COUNT_THD 16
#define VPU_WATCHDOG_INTERVAL_MS 1000
#define VPU_ENC_HANG_THD 15
#define VPU_FPS_STS_CNT 3
#define VPU_FPS_STS_THDS {1, 3, 0}
#define VPU_FPS_COEF 100
#endif
|
