diff options
author | Dmitry Baryshkov <dmitry.baryshkov@linaro.org> | 2021-12-02 17:17:25 +0300 |
---|---|---|
committer | Dmitry Baryshkov <dmitry.baryshkov@linaro.org> | 2021-12-18 06:33:27 +0300 |
commit | e7fe1da24d3a2618ec5186392817955c95a0041d (patch) | |
tree | 23beda0e991476ccc0db88dbf757524aa05530d4 | |
parent | 546f91d86dcd4b57704ffdbef6547b3aeb763e83 (diff) |
arm64: dts: qcom: sm8450-qrd: enable PCIe0 PHY device
Enable PCIe0 PHY on the SM8450 QRD device.
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
-rw-r--r-- | arch/arm64/boot/dts/qcom/sm8450-qrd.dts | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/sm8450-qrd.dts b/arch/arm64/boot/dts/qcom/sm8450-qrd.dts index 13d702946668..64a1a2a635d9 100644 --- a/arch/arm64/boot/dts/qcom/sm8450-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8450-qrd.dts @@ -345,10 +345,20 @@ }; }; +&pcie0_phy { + status = "okay"; + vdda-phy-supply = <&vreg_l5b_0p88>; + vdda-pll-supply = <&vreg_l6b_1p2>; +}; + &qupv3_id_0 { status = "okay"; }; +&qupv3_id_1 { + status = "okay"; +}; + &tlmm { gpio-reserved-ranges = <28 4>, <36 4>; }; |