aboutsummaryrefslogtreecommitdiff
path: root/include/rda/ddr_timing/8810p_16x2_200m_ddr2.h
blob: 86b8b2614258d7617b80802763b8369ea070fdd5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
#define DDR_TIMIMG_NAME			"8810p_16x2_200m_ddr2"

#define PMU_VBUCK1_VAL			9
#define PMU_VBUCK3_VAL			10

#define DDR_VTT_VAL			1

#define	DDR_CHAN_1_VALID_VAL		1
#define	DDR_CHAN_2_VALID_VAL		1
#define	DDR_CHAN_3_VALID_VAL		1
#define	DDR_CHAN_4_VALID_VAL		1

#define DDR_TIMING_100H_VAL		0x0000
#define DDR_TIMING_101H_VAL		0x0000
#define DDR_TIMING_102H_VAL		0x0000
#define DDR_TIMING_103H_VAL		0x24b0
#define DDR_TIMING_104H_VAL		0x3333

#define DDR_TIMING_105H_VAL		0x3333
#define DDR_TIMING_106H_VAL		0x0763
#define DDR_TIMING_107H_VAL		0x1144
#define DDR_TIMING_108H_VAL		0x0000

#define DDR_TIMING_109H_VAL		0x1101
#define DDR_TIMING_10AH_VAL		0x0001
#define DDR_TIMING_10BH_VAL		0x0003

#define DDR_TIMING_120H_VAL		0x0000
#define DDR_TIMING_121H_VAL		0x0000
#define DDR_TIMING_122H_VAL		0x0000
#define DDR_TIMING_123H_VAL		0x24b0
#define DDR_TIMING_124H_VAL		0x3333

#define DDR_TIMING_125H_VAL		0x3333
#define DDR_TIMING_126H_VAL		0x0763
#define DDR_TIMING_127H_VAL		0x1144
#define DDR_TIMING_128H_VAL		0x0000
#define DDR_TIMING_129H_VAL		0x1101
#define DDR_TIMING_12AH_VAL		0x0001
#define DDR_TIMING_12BH_VAL		0x0003

#define DDR_TIMING_140H_VAL		0x0000
#define DDR_TIMING_141H_VAL		0x0000
#define DDR_TIMING_142H_VAL		0x0000
#define DDR_TIMING_143H_VAL		0x24b0
#define DDR_TIMING_144H_VAL		0x3333
#define DDR_TIMING_145H_VAL		0x3333
#define DDR_TIMING_146H_VAL		0x0763
#define DDR_TIMING_147H_VAL		0x1144
#define DDR_TIMING_148H_VAL		0x0000
#define DDR_TIMING_149H_VAL		0x1101
#define DDR_TIMING_14AH_VAL		0x0001
#define DDR_TIMING_14BH_VAL		0x0003


#define DDR_TIMING_161H_VAL		0x0000
#define DDR_TIMING_162H_VAL		0x0000
#define DDR_TIMING_163H_VAL		0x24b0
#define DDR_TIMING_164H_VAL		0x3333
#define DDR_TIMING_165H_VAL		0x3333
#define DDR_TIMING_166H_VAL		0x0763
#define DDR_TIMING_167H_VAL		0x1144
#define DDR_TIMING_168H_VAL		0x0000
#define DDR_TIMING_169H_VAL		0x1101
#define DDR_TIMING_16AH_VAL		0x0001
#define DDR_TIMING_16BH_VAL		0x0003

#define DDR_TIMING_180H_VAL		0x3336
#define DDR_TIMING_181H_VAL		0x3333
#define DDR_TIMING_182H_VAL		0x3333
#define DDR_TIMING_183H_VAL		0x3333
#define DDR_TIMING_184H_VAL		0x3333
#define DDR_TIMING_185H_VAL		0x3333
#define DDR_TIMING_186H_VAL		0x3333
#define DDR_TIMING_187H_VAL		0x3333
#define DDR_TIMING_188H_VAL		0x0001
#define DDR_TIMING_189H_VAL		0x0000
#define DDR_TIMING_18AH_VAL		0x1144
#define DDR_TIMING_18BH_VAL		0x0015
#define DDR_TIMING_18CH_VAL		0x0000

#define DDR_TIMING_160H_VAL		0x0000
#define DDR_TIMING_69H_VAL			0x0009