diff options
author | uros <uros@138bc75d-0d04-0410-961f-82ee72b054a4> | 2016-04-05 18:03:55 +0000 |
---|---|---|
committer | uros <uros@138bc75d-0d04-0410-961f-82ee72b054a4> | 2016-04-05 18:03:55 +0000 |
commit | 3e324e89ed2da885ff03beaa5df9ba79ae30e400 (patch) | |
tree | c6eae039877c2248d60bc83bfe01a6aaa6de9b9f | |
parent | 01756df730c8528256f610149f4eb456b2e6dafe (diff) |
PR target/70510
* config/i386/sse.md (iptr): Add V64QI, V32HI, V16SI and V8DI modes.
testsuite/ChangeLog:
PR target/70510
* gcc.target/i386/pr70510.c: New test.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/branches/gcc-5-branch@234758 138bc75d-0d04-0410-961f-82ee72b054a4
-rw-r--r-- | gcc/ChangeLog | 14 | ||||
-rw-r--r-- | gcc/config/i386/sse.md | 3 | ||||
-rw-r--r-- | gcc/testsuite/ChangeLog | 2 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/i386/pr70510.c | 14 |
4 files changed, 26 insertions, 7 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index abd0f2851dc..084172219f8 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +2016-04-05 Uros Bizjak <ubizjak@gmail.com> + + PR target/70510 + * config/i386/sse.md (iptr): Add V64QI, V32HI, V16SI and V8DI modes. + 2016-04-05 Jakub Jelinek <jakub@redhat.com> PR target/70525 @@ -301,8 +306,8 @@ 2016-03-28 Kirill Yukhin <kirill.yukhin@intel.com> - PR target/70406 - * config/i386/i386.md (define_split, andn): Fix modes. + PR target/70406 + * config/i386/i386.md (define_split, andn): Fix modes. 2016-03-24 John David Anglin <danglin@gcc.gnu.org> @@ -312,7 +317,7 @@ 2016-03-22 Martin Liska <mliska@suse.cz> backport from trunk: - + 2016-03-21 Martin Liska <mliska@suse.cz> PR ipa/70306 @@ -323,8 +328,7 @@ PR target/70325 * config/i386/i386.c (def_builtin): Handle - OPTION_MASK_ISA_AVX512VL to be and-ed with other - bits. + OPTION_MASK_ISA_AVX512VL to be and-ed with other bits. (const struct builtin_description bdesc_special_args[]): Remove duplicate ISA bits. diff --git a/gcc/config/i386/sse.md b/gcc/config/i386/sse.md index 720ea143dee..f4c853eedff 100644 --- a/gcc/config/i386/sse.md +++ b/gcc/config/i386/sse.md @@ -677,7 +677,8 @@ ;; Pointer size override for scalar modes (Intel asm dialect) (define_mode_attr iptr - [(V32QI "b") (V16HI "w") (V8SI "k") (V4DI "q") + [(V64QI "b") (V32HI "w") (V16SI "k") (V8DI "q") + (V32QI "b") (V16HI "w") (V8SI "k") (V4DI "q") (V16QI "b") (V8HI "w") (V4SI "k") (V2DI "q") (V8SF "k") (V4DF "q") (V4SF "k") (V2DF "q") diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index 381fef7aa72..bfb8e21a085 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -274,7 +274,7 @@ 2016-03-28 Kirill Yukhin <kirill.yukhin@intel.com> PR target/70406 - * gcc.target/i386/pr70406.c: New test. + * gcc.target/i386/pr70406.c: New test. 2016-03-27 Eric Botcazou <ebotcazou@adacore.com> diff --git a/gcc/testsuite/gcc.target/i386/pr70510.c b/gcc/testsuite/gcc.target/i386/pr70510.c new file mode 100644 index 00000000000..fdad97a16f4 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr70510.c @@ -0,0 +1,14 @@ +/* PR target/70510 */ +/* { dg-do assemble { target avx512bw } } */ +/* { dg-require-effective-target masm_intel } */ +/* { dg-options "-Og -mavx512bw -masm=intel" } */ + +typedef int V __attribute__ ((vector_size (64))); + +V +foo (V u, V v) +{ + v[0] |= v[u[0]]; + u /= ((V)v)[0]; + return u; +} |