diff options
author | Michael Meissner <meissner@linux.vnet.ibm.com> | 2013-05-06 23:33:49 +0000 |
---|---|---|
committer | Michael Meissner <meissner@linux.vnet.ibm.com> | 2013-05-06 23:33:49 +0000 |
commit | ec76faffbf88ce2313c35d58464a94c1f65f95ed (patch) | |
tree | b98b8bc4cfa1bdec955e9347eeab420cb0b0e3b8 /gcc/ChangeLog | |
parent | 6fee3ea2704390f5a3124fcc928eb30ff0350d09 (diff) |
[gcc]
2013-05-06 Michael Meissner <meissner@linux.vnet.ibm.com>
Backport from trunk
2013-05-03 Michael Meissner <meissner@linux.vnet.ibm.com>
PR target/57150
* config/rs6000/rs6000.h (HARD_REGNO_CALLER_SAVE_MODE): Use DFmode
to save TFmode registers and DImode to save TImode registers for
caller save operations.
(HARD_REGNO_CALL_PART_CLOBBERED): TFmode and TDmode do not need to
mark being partially clobbered since they only use the first
double word.
* config/rs6000/rs6000.c (rs6000_init_hard_regno_mode_ok): TFmode
and TDmode only use the upper 64-bits of each VSX register.
[gcc/testsuite]
2013-05-06 Michael Meissner <meissner@linux.vnet.ibm.com>
Backport from trunk
2013-05-03 Michael Meissner <meissner@linux.vnet.ibm.com>
PR target/57150
* gcc.target/powerpc/pr57150.c: New file.
git-svn-id: https://gcc.gnu.org/svn/gcc/branches/gcc-4_8-branch@198656 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/ChangeLog')
-rw-r--r-- | gcc/ChangeLog | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 528d5a0660f..87efcf5a159 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,19 @@ +2013-05-06 Michael Meissner <meissner@linux.vnet.ibm.com> + + Backport from trunk + 2013-05-03 Michael Meissner <meissner@linux.vnet.ibm.com> + + PR target/57150 + * config/rs6000/rs6000.h (HARD_REGNO_CALLER_SAVE_MODE): Use DFmode + to save TFmode registers and DImode to save TImode registers for + caller save operations. + (HARD_REGNO_CALL_PART_CLOBBERED): TFmode and TDmode do not need to + mark being partially clobbered since they only use the first + double word. + + * config/rs6000/rs6000.c (rs6000_init_hard_regno_mode_ok): TFmode + and TDmode only use the upper 64-bits of each VSX register. + 2013-05-06 Oleg Endo <olegendo@gcc.gnu.org> PR target/57108 |