blob: 9cfab9bf542503a4f10b5e8ad089517a751d7d33 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
/* { dg-do compile { target { ! ia32 } } } */
/* { dg-options "-O2 -mavx512vl -mno-avx512bw -mno-avx512dq" } */
typedef char v16qi __attribute__((vector_size (16)));
typedef short v8hi __attribute__((vector_size (16)));
typedef int v4si __attribute__((vector_size (16)));
typedef long long v2di __attribute__((vector_size (16)));
v16qi
f1 (v16qi a, char b)
{
register v16qi c __asm ("xmm16") = a;
asm volatile ("" : "+v" (c));
v16qi d = c;
((char *) &d)[3] = b;
c = d;
asm volatile ("" : "+v" (c));
return c;
}
/* { dg-final { scan-assembler-not "vpinsrb\[^\n\r]*xmm16" } } */
v8hi
f2 (v8hi a, short b)
{
register v8hi c __asm ("xmm16") = a;
asm volatile ("" : "+v" (c));
v8hi d = c;
((short *) &d)[3] = b;
c = d;
asm volatile ("" : "+v" (c));
return c;
}
/* { dg-final { scan-assembler-not "vpinsrw\[^\n\r]*xmm16" } } */
v4si
f3 (v4si a, int b)
{
register v4si c __asm ("xmm16") = a;
asm volatile ("" : "+v" (c));
v4si d = c;
((int *) &d)[3] = b;
c = d;
asm volatile ("" : "+v" (c));
return c;
}
/* { dg-final { scan-assembler-not "vpinsrd\[^\n\r]*xmm16" } } */
v2di
f4 (v2di a, char b)
{
register v2di c __asm ("xmm16") = a;
asm volatile ("" : "+v" (c));
v2di d = c;
((long long *) &d)[1] = b;
c = d;
asm volatile ("" : "+v" (c));
return c;
}
/* { dg-final { scan-assembler-not "vpinsrq\[^\n\r]*xmm16" } } */
|
