blob: b1c481fbf6d1802b1da032a7a6808fb3a53f6ab1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */
/* { dg-require-effective-target powerpc_p9vector_ok } */
/* { dg-skip-if "do not override -mcpu" { powerpc*-*-* } { "-mcpu=*" } { "-mcpu=power9" } } */
/* { dg-options "-mcpu=power9 -mpower9-dform -O2 -mlra" } */
#ifndef TYPE
#define TYPE vector double
#endif
struct foo {
TYPE a, b, c, d;
};
/* Test whether ISA 3.0 vector d-form instructions are implemented. */
void
add (struct foo *p)
{
p->b = p->c + p->d;
}
/* Make sure we don't use direct moves to get stuff into GPR registers. */
void
gpr (struct foo *p)
{
TYPE x = p->c;
__asm__ (" # reg = %0" : "+r" (x));
p->b = x;
}
/* { dg-final { scan-assembler "lxv " } } */
/* { dg-final { scan-assembler "stxv " } } */
/* { dg-final { scan-assembler-not "lxvx " } } */
/* { dg-final { scan-assembler-not "stxvx " } } */
/* { dg-final { scan-assembler-not "mfvsrd " } } */
/* { dg-final { scan-assembler-not "mfvsrld " } } */
/* { dg-final { scan-assembler "l\[dq\] " } } */
/* { dg-final { scan-assembler "st\[dq\] " } } */
|
