blob: e3a0242a23290041609b8d7eb266252047885eeb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
Dear contributor, our automatic CI has detected problems related to your patch(es). Please find some details below. If you have any questions, please follow up on linaro-toolchain@lists.linaro.org mailing list, Libera's #linaro-tcwg channel, or ping your favourite Linaro toolchain developer on the usual project channel.
In CI config tcwg_bmk-code_size-coremark/gnu_eabi-arm_eabi-master-Os_LTO after:
| 392 commits in binutils,gcc,newlib
| 9326300e4d3 RISC-V: Add support for numbered ISA mapping strings
| 5772d798236 Move -lsocket check to common.m4
| 59fed66dcef Automatic date update in version.in
| 07c833f99c3 Fix test suite failure in file-then-restart.exp
| b8ead7d503a bfd: add new bfd_cache_size() function
| ... and 127 more commits in binutils
| 0f40e59f193 RISC-V: Fix the riscv_legitimize_poly_move issue on targets where the minimal VLEN exceeds 512.
| f0b05073bd3 RISC-V: Leverage stdint-gcc.h for RVV test cases
| 8f52040e5f0 RISC-V: Support FP lfloor/lfloorf auto vectorization
| ba0cde8ba2d testsuite: Replace many dg-require-thread-fence with dg-require-atomic-cmpxchg-word
| 2a4d9e4f533 testsuite: Add dg-require-atomic-cmpxchg-word
| ... and 250 more commits in gcc
| fbc5496e4 sparc: Improve setjmp()
| 696c282cf riscv: Fix fenv.h support
| dcb2b7d7b Delete check in catan, catanf, and catanl functions.
| fe5886a50 aarch64: Import memrchr.S
| 96ec8f868 aarch64: Sync with ARM-software/optimized-routines
No change
The configuration of this build is:
Below reproducer instructions can be used to re-build both "first_bad" and "last_good" cross-toolchains used in this bisection. Naturally, the scripts will fail when triggerring benchmarking jobs if you don\'t have access to Linaro TCWG CI.
Configuration:
- Benchmark: EEMBC CoreMark
- Toolchain: GCC + Newlib + GNU LD
- Version: all components were built from their tip of trunk
- Target: arm-eabi
- Compiler flags: Os -LTO
- Hardware: STMicroelectronics STM32L476RGTx 1x Cortex-M4
This benchmarking CI is work-in-progress, and we welcome feedback and suggestions at linaro-toolchain@lists.linaro.org . In our improvement plans is to add support for SPEC CPU2017 benchmarks and provide "perf report/annotate" data behind these reports.
-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:
Current build : https://ci.linaro.org/job/tcwg_bmk-code_size-coremark--gnu_eabi-arm_eabi-master-Os_LTO-build/93/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_bmk-code_size-coremark--gnu_eabi-arm_eabi-master-Os_LTO-build/89/artifact/artifacts
|
