blob: 97f62513fcc4169eb65ab1d837cabac8936a47d1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
Dear contributor, our automatic CI has detected problems related to your patch(es). Please find some details below. If you have any questions, please follow up on linaro-toolchain@lists.linaro.org mailing list, Libera's #linaro-tcwg channel, or ping your favourite Linaro toolchain developer on the usual project channel.
In CI config tcwg_bmk-code_speed-coremark/gnu_eabi-arm_eabi-master-O2_LTO after:
| 192 commits in binutils,gcc,newlib
| 2b33b0d9600 RISC-V: Make riscv_is_mapping_symbol stricter
| 8321007a988 RISC-V: Update gas/NEWS for RISC-V vendor extension news.
| 248bf6de040 RISC-V: Add SiFive custom vector coprocessor interface instructions v1.0
| ea1bd007428 RISC-V: Zv*: Add support for Zvkb ISA extension
| 3281156164a Automatic date update in version.in
| ... and 43 more commits in binutils
| 8428bcd7037 Daily bump.
| 725c68c54c2 c++: wrong ambiguity in accessing static field [PR112744]
| e81e84e02be libgo: update configure.ac to upstream GCC
| c6f7253bcc9 libbacktrace: support ASLR on Windows
| df8958e6bc5 AArch64: Fix __sync_val_compare_and_swap [PR111404]
| ... and 122 more commits in gcc
| cb21f8bc5 Cygwin: doc: add missing change to posix_spawnp
| 832e91422 Cygwin: sparse support: enable automatic sparsifying of files on SSDs
| 8b01c5d69 Cygwin: fs_info: check for SSD
| 61f49ada9 Cygwin: ntdll.h: add missing NtQueryVolumeInformationFile definitions
| f816787c5 Cygwin: ntdll.h: add missing POBJECT_NAME_INFORMATION
| ... and 12 more commits in newlib
No change
The configuration of this build is:
Below reproducer instructions can be used to re-build both "first_bad" and "last_good" cross-toolchains used in this bisection. Naturally, the scripts will fail when triggerring benchmarking jobs if you don\'t have access to Linaro TCWG CI.
Configuration:
- Benchmark: EEMBC CoreMark
- Toolchain: GCC + Newlib + GNU LD
- Version: all components were built from their tip of trunk
- Target: arm-eabi
- Compiler flags: O2 -LTO
- Hardware: STMicroelectronics STM32L476RGTx 1x Cortex-M4
This benchmarking CI is work-in-progress, and we welcome feedback and suggestions at linaro-toolchain@lists.linaro.org . In our improvement plans is to add support for SPEC CPU2017 benchmarks and provide "perf report/annotate" data behind these reports.
-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:
Current build : https://ci.linaro.org/job/tcwg_bmk-code_speed-coremark--gnu_eabi-arm_eabi-master-O2_LTO-build/116/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_bmk-code_speed-coremark--gnu_eabi-arm_eabi-master-O2_LTO-build/115/artifact/artifacts
|
