blob: 07e13a0651ef44c49caf65cdbd095595904a0902 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
Dear contributor, our automatic CI has detected problems related to your patch(es). Please find some details below. If you have any questions, please follow up on linaro-toolchain@lists.linaro.org mailing list, Libera's #linaro-tcwg channel, or ping your favourite Linaro toolchain developer on the usual project channel.
We appreciate that it might be difficult to find the necessary logs or reproduce the issue locally. If you can't get what you need from our CI within minutes, let us know and we will be happy to help.
We track this report status in https://linaro.atlassian.net/browse/LLVM-651 , please let us know if you are looking at the problem and/or when you have a fix.
In CI config tcwg_bmk-code_speed-spec2k6/llvm-aarch64-master-O2_LTO after:
| commit llvmorg-18-init-12970-g3a6f02a6581b
| Author: Max191 <44243577+Max191@users.noreply.github.com>
| Date: Tue Nov 28 14:51:30 2023 -0500
|
| [mlir] Add subbyte emulation support for `memref.store`. (#73174)
|
| This adds a conversion for narrow type emulation of memref.store ops.
| The conversion replaces the memref.store with two memref.atomic_rmw ops.
| Atomics are used to prevent race conditions on same-byte accesses, in
| the event that two threads are storing into the same byte.
|
| ... 1 lines of the commit log omitted.
No change
The configuration of this build is:
Below reproducer instructions can be used to re-build both "first_bad" and "last_good" cross-toolchains used in this bisection. Naturally, the scripts will fail when triggerring benchmarking jobs if you don\'t have access to Linaro TCWG CI.
Configuration:
- Benchmark:
- Toolchain: Clang + Glibc + LLVM Linker
- Version: all components were built from their tip of trunk
- Target: aarch64-linux-gnu
- Compiler flags: O2 -LTO
- Hardware: NVidia TX1 4x Cortex-A57
This benchmarking CI is work-in-progress, and we welcome feedback and suggestions at linaro-toolchain@lists.linaro.org . In our improvement plans is to add support for SPEC CPU2017 benchmarks and provide "perf report/annotate" data behind these reports.
-----------------8<--------------------------8<--------------------------8<--------------------------
The information below can be used to reproduce a debug environment:
Current build : https://ci.linaro.org/job/tcwg_bmk-code_speed-spec2k6--llvm-aarch64-master-O2_LTO-build/107/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_bmk-code_speed-spec2k6--llvm-aarch64-master-O2_LTO-build/104/artifact/artifacts
Reproduce last good and first bad builds: https://git-us.linaro.org/toolchain/ci/interesting-commits.git/plain/llvm/sha1/3a6f02a6581b49b269710eea944dc114166403ed/tcwg_bmk-code_speed-spec2k6/llvm-aarch64-master-O2_LTO/reproduction_instructions.txt
Full commit : https://github.com/llvm/llvm-project/commit/3a6f02a6581b49b269710eea944dc114166403ed
List of configurations that regressed due to this commit :
* tcwg_bmk-code_speed-spec2k6
** llvm-aarch64-master-O2_LTO
*** No change
*** https://git-us.linaro.org/toolchain/ci/interesting-commits.git/plain/llvm/sha1/3a6f02a6581b49b269710eea944dc114166403ed/tcwg_bmk-code_speed-spec2k6/llvm-aarch64-master-O2_LTO/details.txt
*** https://ci.linaro.org/job/tcwg_bmk-code_speed-spec2k6--llvm-aarch64-master-O2_LTO-build/107/artifact/artifacts
|
