summaryrefslogtreecommitdiff
path: root/opcodes/aarch64-dis-2.c
AgeCommit message (Expand)Author
2021-03-31Use bool in opcodesAlan Modra
2021-01-11aarch64: Remove support for CSREKyrylo Tkachov
2021-01-01Update year range in copyright notice of binutils filesAlan Modra
2020-11-09aarch64: Limit Rt register number for LS64 load/store instructionsPrzemyslaw Wirkus
2020-11-03[PATCH][GAS] aarch64: Add atomic 64-byte load/store instructions for Armv8.7Przemyslaw Wirkus
2020-10-30[PATCH][GAS] aarch64: Add WFIT instruction for Armv8.7-aPrzemyslaw Wirkus
2020-10-28aarch64: Add CSR PDEC instructionPrzemyslaw Wirkus
2020-10-28aarch64: Add WFET instruction for Armv8.7-aPrzemyslaw Wirkus
2020-10-28aarch64: Add DSB instruction Armv8.7-a variantPrzemyslaw Wirkus
2020-09-08aarch64: Add support for Armv8-R DFB aliasAlex Coplan
2020-04-30AArch64: add GAS support for UDF instructionAlex Coplan
2020-04-20[AArch64, Binutils] Add missing TSB instructionSudakshina Das
2020-04-20[AArch64, Binutils] Make hint space instructions valid for Armv8-aSudakshina Das
2020-01-27AArch64: Fix cfinv disassembly issuesTamar Christina
2020-01-03Arm64: correct uzp{1,2} mnemonicsJan Beulich
2020-01-03Arm64: correct 64-bit element fmmla encodingJan Beulich
2020-01-01Update year range in copyright notice of binutils filesAlan Modra
2019-11-07[gas][aarch64] Add the v8.6 Data Gathering Hint mnemonic [10/X]Matthew Malcomson
2019-11-07[binutils][aarch64] Matrix Multiply extension enablement [8/X]Matthew Malcomson
2019-11-07[binutils][aarch64] Bfloat16 enablement [2/X]Matthew Malcomson
2019-07-01[gas][aarch64][SVE2] Fix pmull{t,b} requirement on SVE2-AESMatthew Malcomson
2019-05-09[binutils][aarch64] Add SVE2 instructions.Matthew Malcomson
2019-05-09[binutils][aarch64] New SVE_SHLIMM_UNPRED_22 operand.Matthew Malcomson
2019-05-09[binutils][aarch64] New SVE_Zm4_11_INDEX operand.Matthew Malcomson
2019-05-09[binutils][aarch64] New SVE_SHRIMM_UNPRED_22 operand.Matthew Malcomson
2019-05-09[binutils][aarch64] New SVE_ADDR_ZX operand.Matthew Malcomson
2019-05-09[binutils][aarch64] New SVE_Zm3_11_INDEX operand.Matthew Malcomson
2019-05-09[binutils][aarch64] Introduce SVE_IMM_ROT3 operand.Matthew Malcomson
2019-05-01[BINUTILS, AArch64] Enable Transactional Memory ExtensionSudakshina Das
2019-04-11[BINUTILS, AArch64, 2/2] Update Store Allocation Tag instructionsSudakshina Das
2019-04-11[BINUTILS, AArch64, 1/2] Add new LDGM/STGM instructionSudakshina Das
2019-01-25AArch64: Add new STZGM instruction for Armv8.5-A Memory Tagging Extension.Sudi Das
2019-01-25AArch64: Remove ldgv and stgv instructions from Armv8.5-A Memory Tagging Exte...Sudi Das
2019-01-01Update year range in copyright notice of binutils filesAlan Modra
2018-11-12[BINUTILS, AARCH64, 6/8] Add Tag getting instruction in Memory Tagging ExtensionSudakshina Das
2018-11-12[BINUTILS, AARCH64, 5/8] Add Tag getting instruction in Memory Tagging ExtensionSudakshina Das
2018-11-12[BINUTILS, AARCH64, 4/8] Add Tag setting instructions in Memory Tagging Exten...Sudakshina Das
2018-11-12[BINUTILS, AARCH64, 3/8] Add Pointer Arithmetic instructions in Memory Taggin...Sudakshina Das
2018-11-12[BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Ex...Sudakshina Das
2018-10-09[PATCH, BINUTILS, AARCH64, 7/9] Add BTI instructionSudakshina Das
2018-10-09[PATCH, BINUTILS, AARCH64, 4/9] Add Execution and Data Restriction instructionsSudakshina Das
2018-10-09[PATCH, BINUTILS, AARCH64, 3/9] Add instruction SB for ARMv8.5-ASudakshina Das
2018-10-09[PATCH, BINUTILS, AARCH64, 2/9] Add Data procoessing instructions for ARMv8.5-ASudakshina Das
2018-07-12This patch adds support for the SSBB and PSSBB speculation barrier instructio...Nick Clifton
2018-06-29Fix AArch64 encodings for by element instructions.Tamar Christina
2018-06-22Correct negs aliasing on AArch64.Tamar Christina
2018-05-16Fix disassembly mask for vector sdot on AArch64.Tamar Christina
2018-05-15Modify AArch64 Assembly and disassembly functions to be able to fail and repo...Tamar Christina
2018-03-28Enhance the AARCH64 assembler to support LDFF1xx instructions which use REG+R...Nick Clifton
2018-01-09Add support for the AArch64's CSDB instruction.James Greenhalgh
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-19 11:20:54 +0000