summaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)Author
2016-10-07bfd_merge_private_bfd_data tidyAlan Modra
2016-10-06-Wimplicit-fallthrough warning fixesAlan Modra
2016-10-06-Wimplicit-fallthrough error fixesAlan Modra
2016-10-06Don't use boolean OR in arithmetic expressionsAlan Modra
2016-09-30Don't assign alt twiceH.J. Lu
2016-09-30[AArch64] PR target/20553, fix opcode mask for SIMD multiply by elementJiong Wang
2016-09-29Disallow 3-operand cmp[l][i] for ppc64Alan Modra
2016-09-26When building target binaries, ensure that the warning flags selected for the...Vlad Zakharov
2016-09-26[ARC] ISA alignment.Claudiu Zissulescu
2016-09-21[AArch64] Print spaces after commas in addressesRichard Sandiford
2016-09-21[AArch64] Use "must" rather than "should" in error messagesRichard Sandiford
2016-09-21[AArch64] Add SVE condition codesRichard Sandiford
2016-09-21[AArch64][SVE 31/32] Add SVE instructionsRichard Sandiford
2016-09-21[AArch64][SVE 30/32] Add SVE instruction classesRichard Sandiford
2016-09-21[AArch64][SVE 29/32] Add new SVE core & FP register operandsRichard Sandiford
2016-09-21[AArch64][SVE 28/32] Add SVE FP immediate operandsRichard Sandiford
2016-09-21[AArch64][SVE 27/32] Add SVE integer immediate operandsRichard Sandiford
2016-09-21[AArch64][SVE 26/32] Add SVE MUL VL addressing modesRichard Sandiford
2016-09-21[AArch64][SVE 25/32] Add support for SVE addressing modesRichard Sandiford
2016-09-21[AArch64][SVE 24/32] Add AARCH64_OPND_SVE_PATTERN_SCALEDRichard Sandiford
2016-09-21[AArch64][SVE 23/32] Add SVE pattern and prfop operandsRichard Sandiford
2016-09-21[AArch64][SVE 22/32] Add qualifiers for merging and zeroing predicationRichard Sandiford
2016-09-21[AArch64][SVE 21/32] Add Zn and Pn registersRichard Sandiford
2016-09-21[AArch64][SVE 20/32] Add support for tied operandsRichard Sandiford
2016-09-21[AArch64][SVE 19/32] Refactor address-printing codeRichard Sandiford
2016-09-21[AArch64][SVE 18/32] Tidy definition of aarch64-opc.c:int_regRichard Sandiford
2016-09-21[AArch64][SVE 17/32] Add a prefix parameter to print_register_listRichard Sandiford
2016-09-21[AArch64][SVE 16/32] Use specific insert/extract methods for fpimmRichard Sandiford
2016-09-21[AArch64][SVE 15/32] Add {insert,extract}_all_fields helpersRichard Sandiford
2016-09-21[AArch64][SVE 14/32] Make aarch64_logical_immediate_p take an element sizeRichard Sandiford
2016-09-21[AArch64][SVE 13/32] Add an F_STRICT flagRichard Sandiford
2016-09-21[AArch64][SVE 02/32] Avoid hard-coded limit in indented_printRichard Sandiford
2016-09-16[ARC] Disassemble correctly extension instructions.Claudiu Zissulescu
2016-09-14Modify POWER9 support to match final ISA 3.0 documentation.Peter Bergner
2016-09-14Stop the ARC disassembler from seg-faulting if initialised without a BFD pres...Anton Kolesov
2016-09-12S/390: Add alternate processor names.Andreas Krebbel
2016-09-12S/390: Fix kmctr instruction type.Patrick Steuer
2016-09-07X86: Allow additional ISAs for IAMCU in assemblerH.J. Lu
2016-08-30Fixed issue with NULL pointer access on header var.Cupertino Miranda
2016-08-26opcodes, gas: fix mnemonic of sparc camellia_flJose E. Marchesi
2016-08-26Add missing ARMv8-M special registersThomas Preud'homme
2016-08-24X86: Add ptwrite instructionH.J. Lu
2016-08-24[ARC] C++ compatibility for arc-dis.hAnton Kolesov
2016-08-23[AArch64] Add V8_2_INSN macroRichard Sandiford
2016-08-23[AArch64] Make more use of CORE/FP/SIMD_INSNRichard Sandiford
2016-08-23[AArch64] Add OP parameter to aarch64-tbl.h macrosRichard Sandiford
2016-08-01 Fix some PowerPC VLE BFD issues and add some PowerPC VLE instructions.Andrew Jenner
2016-07-27MIPS/GAS: Implement microMIPS branch/jump compactionMaciej W. Rozycki
2016-07-27Begin implementing ARC NPS-400 Accelerator instructionsGraham Markall
2016-07-21Set BFD_VERSION to 2.27.51H.J. Lu