| Age | Commit message (Expand) | Author |
|---|---|---|
| 2021-05-16 | sim: riscv: move __int128 check to configure | Mike Frysinger |
| 2021-05-14 | sim: create header namespace | Mike Frysinger |
| 2021-05-04 | sim: add support for build-time ar & ranlib | Mike Frysinger |
| 2021-05-01 | sim: nrun: add local strsignal prototype | Mike Frysinger |
| 2021-04-26 | sim: enable hardware support by default | Mike Frysinger |
| 2021-04-22 | Do not check for sys/time.h or sys/times.h | Tom Tromey |
| 2021-04-22 | Require GNU make | Tom Tromey |
| 2021-04-21 | sim: regen against sim/m4/ | Mike Frysinger |
| 2021-04-21 | sim: use -Werror when probing for supported warning flags | Simon Marchi |
| 2021-04-18 | sim: switch to AC_CHECK_HEADERS_ONCE | Mike Frysinger |
| 2021-04-18 | sim: switch to AC_CHECK_FUNCS_ONCE & merge a little | Mike Frysinger |
| 2021-04-12 | sim: cgen: move cgen_cpu_max_extra_bytes logic into the common code | Mike Frysinger |
| 2021-04-03 | sim: example-synacor: a simple implementation for reference | Mike Frysinger |
 |
index : ci/binutils-gdb.git | |
| [no description] |
| summaryrefslogtreecommitdiff |