1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
|
;; Constraint definitions for RISC-V target.
;; Copyright (C) 2011-2024 Free Software Foundation, Inc.
;; Contributed by Andrew Waterman (andrew@sifive.com).
;; Based on MIPS target for GNU compiler.
;;
;; This file is part of GCC.
;;
;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.
;;
;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
;; GNU General Public License for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
;; Register constraints
(define_register_constraint "f" "TARGET_HARD_FLOAT ? FP_REGS :
(TARGET_ZFINX ? GR_REGS : NO_REGS)"
"A floating-point register (if available, reuse GPR as FPR when use zfinx).")
(define_register_constraint "j" "SIBCALL_REGS"
"@internal")
;; Avoid using register t0 for JALR's argument, because for some
;; microarchitectures that is a return-address stack hint.
(define_register_constraint "l" "JALR_REGS"
"@internal")
;; General constraints
(define_constraint "I"
"An I-type 12-bit signed immediate."
(and (match_code "const_int")
(match_test "SMALL_OPERAND (ival)")))
(define_constraint "J"
"Integer zero."
(and (match_code "const_int")
(match_test "ival == 0")))
(define_constraint "c01"
"Constant value 1."
(and (match_code "const_int")
(match_test "ival == 1")))
(define_constraint "c02"
"Constant value 2"
(and (match_code "const_int")
(match_test "ival == 2")))
(define_constraint "c03"
"Constant value 3"
(and (match_code "const_int")
(match_test "ival == 3")))
(define_constraint "c04"
"Constant value 4"
(and (match_code "const_int")
(match_test "ival == 4")))
(define_constraint "c08"
"Constant value 8"
(and (match_code "const_int")
(match_test "ival == 8")))
(define_constraint "K"
"A 5-bit unsigned immediate for CSR access instructions."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, 0, 31)")))
(define_constraint "L"
"A U-type 20-bit signed immediate."
(and (match_code "const_int")
(match_test "LUI_OPERAND (ival)")))
(define_constraint "Ds3"
"@internal
1, 2 or 3 immediate"
(and (match_code "const_int")
(match_test "IN_RANGE (ival, 1, 3)")))
(define_constraint "DsS"
"@internal
31 immediate"
(and (match_code "const_int")
(match_test "(ival & 31) == 31")))
(define_constraint "DsD"
"@internal
63 immediate"
(and (match_code "const_int")
(match_test "(ival & 63) == 63")))
(define_constraint "DbS"
"@internal"
(and (match_code "const_int")
(match_test "SINGLE_BIT_MASK_OPERAND (ival)")))
(define_constraint "DnS"
"@internal"
(and (match_code "const_int")
(match_test "SINGLE_BIT_MASK_OPERAND (~ival)")))
;; Floating-point constant +0.0, used for FCVT-based moves when FMV is
;; not available in RV32.
(define_constraint "G"
"@internal"
(and (match_code "const_double")
(match_test "op == CONST0_RTX (mode)")))
(define_memory_constraint "A"
"An address that is held in a general-purpose register."
(and (match_code "mem")
(match_test "GET_CODE(XEXP(op,0)) == REG")))
(define_constraint "S"
"A constraint that matches an absolute symbolic address."
(match_operand 0 "absolute_symbolic_operand"))
(define_constraint "U"
"@internal
A PLT-indirect call address."
(match_operand 0 "plt_symbolic_operand"))
(define_constraint "T"
"@internal
A constant @code{move_operand}."
(and (match_operand 0 "move_operand")
(match_test "CONSTANT_P (op)")))
;; Zfa constraints.
(define_constraint "zfli"
"A floating point number that can be loaded using instruction `fli` in zfa."
(and (match_code "const_double")
(match_test "TARGET_ZFA && (riscv_float_const_rtx_index_for_fli (op) != -1)")))
(define_register_constraint "zmvf" "(TARGET_ZFA || TARGET_XTHEADFMV) ? FP_REGS : NO_REGS"
"A floating-point register for ZFA or XTheadFmv.")
(define_register_constraint "zmvr" "(TARGET_ZFA || TARGET_XTHEADFMV) ? GR_REGS : NO_REGS"
"An integer register for ZFA or XTheadFmv.")
;; Vector constraints.
(define_register_constraint "vr" "TARGET_VECTOR ? V_REGS : NO_REGS"
"A vector register (if available).")
(define_register_constraint "vd" "TARGET_VECTOR ? VD_REGS : NO_REGS"
"A vector register except mask register (if available).")
(define_register_constraint "vm" "TARGET_VECTOR ? VM_REGS : NO_REGS"
"A vector mask register (if available).")
;; This constraint is used to match instruction "csrr %0, vlenb" which is generated in "mov<mode>".
;; VLENB is a run-time constant which represent the vector register length in bytes.
;; BYTES_PER_RISCV_VECTOR represent runtime invariant of vector register length in bytes.
;; We should only allow the poly equal to BYTES_PER_RISCV_VECTOR.
(define_constraint "vp"
"POLY_INT"
(and (match_code "const_poly_int")
(match_test "known_eq (rtx_to_poly_int64 (op), BYTES_PER_RISCV_VECTOR)")))
(define_constraint "vu"
"A undefined vector value."
(and (match_code "unspec")
(match_test "XINT (op, 1) == UNSPEC_VUNDEF")))
(define_constraint "vi"
"A vector 5-bit signed immediate."
(and (match_code "const_vector")
(match_test "riscv_vector::const_vec_all_same_in_range_p (op, -16, 15)")))
(define_constraint "vj"
"A vector negated 5-bit signed immediate."
(and (match_code "const_vector")
(match_test "riscv_vector::const_vec_all_same_in_range_p (op, -15, 16)")))
(define_constraint "vk"
"A vector 5-bit unsigned immediate."
(and (match_code "const_vector")
(match_test "riscv_vector::const_vec_all_same_in_range_p (op, 0, 31)")))
(define_constraint "Wc0"
"@internal
A constraint that matches a vector of immediate all zeros."
(and (match_code "const_vector")
(match_test "op == CONST0_RTX (GET_MODE (op))")))
(define_constraint "Wc1"
"@internal
A constraint that matches a vector of immediate all ones."
(and (match_code "const_vector")
(match_test "op == CONSTM1_RTX (GET_MODE (op))")))
(define_constraint "Wb1"
"@internal
A constraint that matches a BOOL vector of {...,0,...0,1}"
(and (match_code "const_vector")
(match_test "rtx_equal_p (op, riscv_vector::gen_scalar_move_mask (GET_MODE (op)))")))
(define_memory_constraint "Wdm"
"Vector duplicate memory operand"
(and (match_code "mem")
(match_code "reg" "0")))
;; Vendor ISA extension constraints.
(define_memory_constraint "th_m_mia"
"@internal
A MEM with a valid address for th.[l|s]*ia instructions."
(and (match_code "mem")
(match_test "th_memidx_legitimate_modify_p (op, true)")))
(define_memory_constraint "th_m_mib"
"@internal
A MEM with a valid address for th.[l|s]*ib instructions."
(and (match_code "mem")
(match_test "th_memidx_legitimate_modify_p (op, false)")))
(define_memory_constraint "th_m_mir"
"@internal
A MEM with a valid address for th.[l|s]*r* instructions."
(and (match_code "mem")
(match_test "th_memidx_legitimate_index_p (op, false)")))
(define_memory_constraint "th_m_miu"
"@internal
A MEM with a valid address for th.[l|s]*ur* instructions."
(and (match_code "mem")
(match_test "th_memidx_legitimate_index_p (op, true)")))
;; CORE-V Constraints
(define_constraint "CV_alu_pow2"
"@internal
Checking for CORE-V ALU clip if ival plus 1 is a power of 2"
(and (match_code "const_int")
(and (match_test "IN_RANGE (ival, 0, 1073741823)")
(match_test "exact_log2 (ival + 1) != -1"))))
(define_constraint "CV_bi_sign5"
"@internal
A 5-bit signed immediate for CORE-V Immediate Branch."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, -16, 15)")))
(define_constraint "CV_simd_si6"
"A 6-bit signed immediate for SIMD."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, -32, 31)")))
(define_constraint "CV_simd_un6"
"A 6-bit unsigned immediate for SIMD."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, 0, 63)")))
(define_constraint "CV_simd_i01"
"Shifting immediate for SIMD shufflei1."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, 64, 127)")))
(define_constraint "CV_simd_i02"
"Shifting immediate for SIMD shufflei2."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, -128, -65)")))
(define_constraint "CV_simd_i03"
"Shifting immediate for SIMD shufflei3."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, -64, -1)")))
|
