blob: 91f2f55ab9163b62c6f144c40d907a6b9cacdca4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
|
/* Verify that we do not generate a malformed ldxdw instruction
with a constant instead of register + offset. */
/* { dg-do compile } */
/* { dg-options "-O2 -masm=normal" } */
/* { dg-final { scan-assembler-times "ldxdw\t%r.,\\\[%r.\\+\[0-9\]+\\\]" 1 } } */
/* { dg-final { scan-assembler-not "ldxdw\t%r.,\[0-9\]+" } } */
unsigned long long test () {
return *((unsigned long long *) 0x4000);
}
|
