aboutsummaryrefslogtreecommitdiff
path: root/aarch64/el0_common/tztest.c
blob: a270959f1c947dadd5d2694624f27ac441bd5be0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
#include "libcflat.h"
#include "svc.h"
#include "syscntl.h"
#include "armv8_exception.h"
#include "arm_builtins.h"
#include "el0.h"
#include "debug.h"
#include "el0_common.h"

sys_control_t *syscntl = NULL;

uint32_t P0_check_smc()
{
    printf("\nValidating %s P0 smc behavior:\n", SEC_STATE_STR);
    printf("\tUnprivileged P0 smc call ... ");

    TEST_EL1_EXCEPTION(asm volatile("smc #0\n"), EC_UNKNOWN);

    return 0;
}

uint32_t P0_check_register_access()
{
    /* Set things to non-secure P1 and attempt accesses */
    printf("\nValidating %s P0 restricted register access:\n", SEC_STATE_STR);

    printf("\t%s P0 SCR read ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(read_scr_el3(), EC_UNKNOWN);

    printf("\t%s P0 SCR write ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(write_scr_el3(0), EC_UNKNOWN);

    printf("\t%s P0 SDER read ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(read_sder32_el3(), EC_UNKNOWN);

    printf("\t%s P0 SDER write ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(write_sder32_el3(0), EC_UNKNOWN);

/*
    printf("\t%s P0 MVBAR read ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(read_mvbar(), EC_UNKNOWN);

    printf("\t%s P0 MVBAR write ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(write_mvbar(0), EC_UNKNOWN);

    printf("\t%s P0 NSACR write ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(write_nsacr(0), EC_UNKNOWN);
*/

    printf("\t%s P0 CPTR_EL3 read ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(read_cptr_el3(), EC_UNKNOWN);

    printf("\t%s P0 CPTR_EL3 write ... ", SEC_STATE_STR);
    TEST_EL1_EXCEPTION(write_cptr_el3(0), EC_UNKNOWN);

    return 0;
}

uint32_t P0_check_trap_to_EL3()
{
    uint32_t cptr_el3;
    svc_op_desc_t desc;

    printf("\nValidating %s P1 trap to EL3:\n", SEC_STATE_STR);

    /* Get the current CPTR so we can restore it later */
    desc.get.key = CPTR_EL3;
    desc.get.el = 3;
    __svc(SVC_OP_GET_REG, &desc);

    /* Disable CPACR access */
    cptr_el3 = desc.get.data;
    desc.set.data =  desc.get.data | (1 << 31);
    __svc(SVC_OP_SET_REG, &desc);

    /* Try to read CPACR */
    desc.get.key = CPACR_EL1;
    desc.get.el = 1;
    printf("\t%s P1 read of disabled CPACR... ", SEC_STATE_STR);
    TEST_EL3_EXCEPTION(__svc(SVC_OP_GET_REG, &desc), EC_SYSINSN);

    /* Try to write CPACR
     * Note: data still set to above get value in case we succeeded.
     */
    printf("\t%s P1 write of disabled CPACR... ", SEC_STATE_STR);
    TEST_EL3_EXCEPTION(__svc(SVC_OP_SET_REG, &desc), EC_SYSINSN);

    /* Restore the original CPTR */
    desc.get.key = CPTR_EL3;
    desc.get.el = 3;
    desc.set.data = cptr_el3;
    __svc(SVC_OP_SET_REG, &desc);

    return 0;
}

void tztest_init()
{
    tztest[TZTEST_P0_SMC] = P0_check_smc;
    tztest[TZTEST_REG_ACCESS] = P0_check_register_access;
    tztest[TZTEST_TRAP_TO_EL3] = P0_check_trap_to_EL3;
}