aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2013-12-11drm/i915: Use FLISDSI interface for band gap resetShobhit Kumar
2013-12-11drm/i915: Record BB_ADDR for every ringVille Syrjälä
2013-12-04drm/i915: Fix bogus FBC1 definesVille Syrjälä
2013-11-28drm/i915/vlv: use parallel context restore when coming out of RC6Jesse Barnes
2013-11-28drm/i915: Fix GT wake FIFO free entries for VLVVille Syrjälä
2013-11-28drm/i915: Report all GTFIFODBG errorsVille Syrjälä
2013-11-21drm/i915: Enable pipe gamma for spritesVille Syrjälä
2013-11-21drm/i915: Emit SRM after the MSG_FBC_REND_STATE LRIVille Syrjälä
2013-11-18drm/i915: dp aux irq support for g4x/vlvDaniel Vetter
2013-11-15Merge branch 'backlight-rework' into drm-intel-next-queuedDaniel Vetter
2013-11-11drm/i915/vlv: Make the vlv_dpio_read/vlv_dpio_write more PHY centricChon Ming Lee
2013-11-10Merge tag 'bdw-stage1-2013-11-08-v2' of git://people.freedesktop.org/~danvet/...Dave Airlie
2013-11-08drm/i915: Wire up cpu fifo underrun reporting support for bdwDaniel Vetter
2013-11-08drm/i915: Wire up port A aux channelDaniel Vetter
2013-11-08drm/i915: Fix up the bdw pipe interrupt enable listsDaniel Vetter
2013-11-08drm/i915: Optimize pipe irq handling on bdwDaniel Vetter
2013-11-08drm/i915/bdw: WaSingleSubspanDispatchOnAALinesAndPointsBen Widawsky
2013-11-08drm/i915/bdw: conservative SBE VUE cache modeBen Widawsky
2013-11-08drm/i915/bdw: Limit SDE poly depth FIFO to 2Ben Widawsky
2013-11-08drm/i915/bdw: Sampler power bypass disableBen Widawsky
2013-11-08ddrm/i915/bdw: Disable centroid pixel perf optimizationBen Widawsky
2013-11-08drm/i915/bdw: BWGTLB clock gate disableBen Widawsky
2013-11-08drm/i915/bdw: Implement edp PSR workaroundsBen Widawsky
2013-11-08drm/i915/bdw: Support eDP PSRBen Widawsky
2013-11-08drm/i915/bdw: Use The GT mailbox for IPS enable/disableBen Widawsky
2013-11-08drm/i915/bdw: Add Broadwell display FIFO limitsVille Syrjälä
2013-11-08drm/i915/bdw: add support for BDW DP voltage swings and pre-emphasisPaulo Zanoni
2013-11-08drm/i915/bdw: get the correct LCPLL frequency on BroadwellPaulo Zanoni
2013-11-08drm/i915/bdw: Broadwell has PIPEMISCPaulo Zanoni
2013-11-08drm/i915/bdw: Implement PPGTT enableBen Widawsky
2013-11-08drm/i915/bdw: Support BDW cachingBen Widawsky
2013-11-08drm/i915/bdw: dispatch updates (64b related)Ben Widawsky
2013-11-08drm/i915/bdw: Implement interrupt changesBen Widawsky
2013-11-08drm/i915/bdw: display stuffBen Widawsky
2013-11-08drm/i915/bdw: HW context supportBen Widawsky
2013-11-08drm/i915/bdw: Swizzling supportBen Widawsky
2013-11-08drm/i915/vlv: Rename VLV DPIO register to be more structure to match configdb...Chon Ming Lee
2013-11-06drm/i915/vlv: use per-pipe backlight controls v2Jesse Barnes
2013-11-05drm/i915/vlv: modeset_global_* for VLV v7Jesse Barnes
2013-11-05drm/i915: add bunit read/write routinesJesse Barnes
2013-11-05drm/i915/vlv: enable HDA display audio for Valleyview2Mengdong Lin
2013-11-04Merge tag 'v3.12' into drm-intel-nextDaniel Vetter
2013-11-01drm/i915: scramble reset support for DP port CRC on g4xDaniel Vetter
2013-10-31drm/i915/vlv: Fix typo in the DPIO register define.Chon Ming Lee
2013-10-30drm/i915: refactor ilk display interrupt handlingDaniel Vetter
2013-10-30drm/i915: Capture batchbuffer state upon GPU hangChris Wilson
2013-10-27drm/i915: Remove WaFbcDisableDpfcClockGating on HSWBen Widawsky
2013-10-27drm/i915: Convert straggling MCHBAR registersBen Widawsky
2013-10-21drm/i915: Wire up gen2 CRC supportDaniel Vetter
2013-10-21drm/i915: Fix PIPE_CRC_CTL for vlvDaniel Vetter
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 03:07:43 +0000