aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2013-11-05drm/i915/vlv: modeset_global_* for VLV v7Jesse Barnes
2013-11-05drm/i915: add bunit read/write routinesJesse Barnes
2013-11-04Merge tag 'v3.12' into drm-intel-nextDaniel Vetter
2013-11-01drm/i915: scramble reset support for DP port CRC on g4xDaniel Vetter
2013-10-31drm/i915/vlv: Fix typo in the DPIO register define.Chon Ming Lee
2013-10-30drm/i915: refactor ilk display interrupt handlingDaniel Vetter
2013-10-30drm/i915: Capture batchbuffer state upon GPU hangChris Wilson
2013-10-27drm/i915: Remove WaFbcDisableDpfcClockGating on HSWBen Widawsky
2013-10-27drm/i915: Convert straggling MCHBAR registersBen Widawsky
2013-10-21drm/i915: Wire up gen2 CRC supportDaniel Vetter
2013-10-21drm/i915: Fix PIPE_CRC_CTL for vlvDaniel Vetter
2013-10-21drm/i915: CRC source selection #defines for gmch/vlv chipsDaniel Vetter
2013-10-21drm/i915: Adjust CRC capture for pre-gen5/vlvDaniel Vetter
2013-10-18drm/i915: Disable GGTT PTEs on GEN6+ suspendBen Widawsky
2013-10-18drm/i915: crc support for hswDaniel Vetter
2013-10-18drm/i915: wire up CRC interrupt for ilk/snbDaniel Vetter
2013-10-18drm/i915: add CRC #defines for ilk/snbDaniel Vetter
2013-10-18drm/i915: set HDMI pixel clock in audio configurationJani Nikula
2013-10-16drm/i915: Expose latest 200 CRC value for pipe through debugfsShuang He
2013-10-15drm/i915: Adjust watermark register masksVille Syrjälä
2013-10-15drm/i915: disable LVDS clock gating on CPT v2Jesse Barnes
2013-10-11drm/i915: Fix VLV frame counter registersVille Syrjälä
2013-10-04drm/i915/vlv: Turn off power gate for BIOS-less system.Chon Ming Lee
2013-10-04drm/i915/vlv: reset DPIO on load and resume v2Jesse Barnes
2013-10-03drm/i915: Tweak RPS thresholds to more aggressively downclockChris Wilson
2013-10-03drm/i915/hsw: Disable L3 caching of atomic memory operations.Francisco Jerez
2013-10-01drm/i915/vlv: use correct units for rc6 residency v2Jesse Barnes
2013-10-01drm/i915/vlv: use lower precision RC6 counterJesse Barnes
2013-10-01drm/i915: Program GMBUS Frequency based on the CDCLK for VLV.Chon Ming Lee
2013-10-01drm/i915: precendence bug in GT_PARITY_ERROR()Dan Carpenter
2013-10-01drm/i915: Calculate PSR register offsets from base + genBen Widawsky
2013-09-19drm/i915: Add second slice l3 remappingBen Widawsky
2013-09-19drm/i915: write D_COMP using the mailboxPaulo Zanoni
2013-09-16drm/i915: Fix port_clock and adjusted_mode.clock readout all overVille Syrjälä
2013-09-06drm/i915: clean up power sequencing register port select definitionsJani Nikula
2013-09-04drm/i915: Report enabled slices on Haswell GT3Rodrigo Vivi
2013-09-04drm/i915: add VLV DSI PLL Calculationsymohanma
2013-09-04drm/i915: add MIPI DSI register definitionsJani Nikula
2013-09-04drm/i915: add VLV pipeconf bit definition for DSI PLL lockJani Nikula
2013-09-04drm/i915: add more VLV IOSF sideband ports accessorsJani Nikula
2013-09-03drm/i915: enable trickle feed on HaswellPaulo Zanoni
2013-09-03x86: add early quirk for reserving Intel graphics stolen memory v5Jesse Barnes
2013-09-03drm/i915: Use RCS flips on Ivybridge+Chris Wilson
2013-09-02Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux int...Dave Airlie
2013-08-30Merge tag 'drm-intel-next-2013-08-23' of git://people.freedesktop.org/~danvet...Dave Airlie
2013-08-30drm/i915/hdmi: Write HDMI vendor specific infoframesLespiau, Damien
2013-08-30drm/i915: ivb: fix edp voltage swing reg valImre Deak
2013-08-23drm/i915: Fix context size calculation on SNB/IVB/VLVVille Syrjälä
2013-08-23drm/i915: Expose energy counter on SNB+ through debugfsJesse Barnes
2013-08-22drm/i915: clarify Haswell power well bit namesPaulo Zanoni
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-27 21:18:07 +0000