aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_display.c
AgeCommit message (Expand)Author
2013-12-23Merge tag 'drm-intel-next-2013-12-13' of git://people.freedesktop.org/~danvet...Dave Airlie
2013-12-18Merge tag 'drm-intel-next-2013-11-29' of git://people.freedesktop.org/~danvet...Dave Airlie
2013-12-12drm/i915: split intel_ddi_pll_mode_set in 2 piecesPaulo Zanoni
2013-12-11drm/i915: Decrease gen2 vco frequency minimum to 908 MHzVille Syrjälä
2013-12-11drm/i915: Fix 66 MHz LVDS SSC freq for gen2Ville Syrjälä
2013-12-11drm/i915: Increase gen2 vco frequency limit to 1512 MHzVille Syrjälä
2013-12-11drm/i915: Change N divider minimum from 3 to 2 for gen2Ville Syrjälä
2013-12-11drm/i915: Extract p2 divider correctly for gen2 LVDS dual channelVille Syrjälä
2013-12-10drm/i915: add runtime PM support on HaswellPaulo Zanoni
2013-12-10drm/i915: do not assert DE_PCH_EVENT_IVB enabledPaulo Zanoni
2013-12-10drm/i915: WARN if !HAS_PC8 when enabling/disabling PC8Paulo Zanoni
2013-12-10drm/i915: Move VLV PHY CRI clock enable into intel_init_dpio()Ville Syrjälä
2013-12-09Merge tag 'v3.13-rc3' into drm-intel-next-queuedDaniel Vetter
2013-12-06drm/i915: change CRTC assertion on LCPLL disablePaulo Zanoni
2013-12-04drm/i915: Swap primary planes on gen2 for FBCVille Syrjälä
2013-12-03drm/i915: Avoid div-by-zero in clock calculation funcsVille Syrjälä
2013-11-29drm/i915: Fix port name in vlv_wait_port_ready() timeout warningVille Syrjälä
2013-11-29drm/i915: Make the DERRMR SRM target global GTTVille Syrjälä
2013-11-29drm/i915: use the correct force_wake function at the PC8 codePaulo Zanoni
2013-11-28drm/i915: Fix pipe CSC post offset calculationVille Syrjälä
2013-11-28drm/i915: add intel_display_power_enabled_sw() for use in atomic ctxImre Deak
2013-11-28drm/i915: Check VBT for eDP ports on VLVVille Syrjälä
2013-11-28drm/i915: Add power well arguments to force wake routines.Deepak S
2013-11-27drm/i915: Do not attempt to re-enable an unconnected primary planeChris Wilson
2013-11-26drm/i915: protect HSW power well check with IS_HASWELL in redisable_vgaJesse Barnes
2013-11-26drm/i915: use IS_HASWELL/BROADWELL instead of HAS_POWER_WELLImre Deak
2013-11-21drm/i915: Hold pc8 lock around toggling pc8.gpu_idleChris Wilson
2013-11-19drm/i915: Do not enable package C8 on unsupported hardwareChris Wilson
2013-11-19drm/i915: Hold pc8 lock around toggling pc8.gpu_idleChris Wilson
2013-11-18drm/i915: encoder->get_config is no longer optionalDaniel Vetter
2013-11-15drm/i915: flush cursors harderDaniel Vetter
2013-11-15Merge branch 'backlight-rework' into drm-intel-next-queuedDaniel Vetter
2013-11-14drm/i915: remove QUIRK_NO_PCH_PWM_ENABLEJani Nikula
2013-11-13drm/i915: handle backlight through chip specific functionsJani Nikula
2013-11-13drm/i915: clean up backlight conditional buildJani Nikula
2013-11-11drm/i915/vlv: Make the vlv_dpio_read/vlv_dpio_write more PHY centricChon Ming Lee
2013-11-10Merge tag 'bdw-stage1-2013-11-08-v2' of git://people.freedesktop.org/~danvet/...Dave Airlie
2013-11-08drm/i915/bdw: Enable trickle feed on BroadwellVille Syrjälä
2013-11-08drm/i915/bdw: Use The GT mailbox for IPS enable/disableBen Widawsky
2013-11-08drm/i915/bdw: BDW also has only 2 FDI lanesPaulo Zanoni
2013-11-08drm/i915/bdw: Use pipe CSC on BroadwellVille Syrjälä
2013-11-08drm/i915/bdw: Broadwell has PIPEMISCPaulo Zanoni
2013-11-08drm/i915/bdw: add Broadwell sprite/plane/cursor checksPaulo Zanoni
2013-11-08drm/i915/bdw: display stuffBen Widawsky
2013-11-08drm/i915/vlv: Rename VLV DPIO register to be more structure to match configdb...Chon Ming Lee
2013-11-08Merge tag 'drm-intel-fixes-2013-11-07' of git://people.freedesktop.org/~danve...Dave Airlie
2013-11-07drm/i915: Use frame counter for intel_wait_for_vblank() on CTGVille Syrjälä
2013-11-06drm/i915: make backlight functions take a connectorJesse Barnes
2013-11-06drm/i915: Sanitize prepare_pipes after valleyview_modeset_global_pipes()Ville Syrjälä
2013-11-06drm/i915: Return -ENOENT when a mode object can't be foundVille Syrjälä
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-16 20:44:18 +0000