/* * SH-X3 prototype CPU pinmux * * Copyright (C) 2010 Paul Mundt * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. */ #include #include #include #include "sh_pfc.h" enum { PINMUX_RESERVED = 0, PINMUX_DATA_BEGIN, PA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA, PA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA, PB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA, PB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA, PC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA, PC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA, PD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA, PD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA, PE7_DATA, PE6_DATA, PE5_DATA, PE4_DATA, PE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA, PF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA, PF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA, PG7_DATA, PG6_DATA, PG5_DATA, PG4_DATA, PG3_DATA, PG2_DATA, PG1_DATA, PG0_DATA, PH5_DATA, PH4_DATA, PH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA, PINMUX_DATA_END, PINMUX_INPUT_BEGIN, PA7_IN, PA6_IN, PA5_IN, PA4_IN, PA3_IN, PA2_IN, PA1_IN, PA0_IN, PB7_IN, PB6_IN, PB5_IN, PB4_IN, PB3_IN, PB2_IN, PB1_IN, PB0_IN, PC7_IN, PC6_IN, PC5_IN, PC4_IN, PC3_IN, PC2_IN, PC1_IN, PC0_IN, PD7_IN, PD6_IN, PD5_IN, PD4_IN, PD3_IN, PD2_IN, PD1_IN, PD0_IN, PE7_IN, PE6_IN, PE5_IN, PE4_IN, PE3_IN, PE2_IN, PE1_IN, PE0_IN, PF7_IN, PF6_IN, PF5_IN, PF4_IN, PF3_IN, PF2_IN, PF1_IN, PF0_IN, PG7_IN, PG6_IN, PG5_IN, PG4_IN, PG3_IN, PG2_IN, PG1_IN, PG0_IN, PH5_IN, PH4_IN, PH3_IN, PH2_IN, PH1_IN, PH0_IN, PINMUX_INPUT_END, PINMUX_INPUT_PULLUP_BEGIN, PA7_IN_PU, PA6_IN_PU, PA5_IN_PU, PA4_IN_PU, PA3_IN_PU, PA2_IN_PU, PA1_IN_PU, PA0_IN_PU, PB7_IN_PU, PB6_IN_PU, PB5_IN_PU, PB4_IN_PU, PB3_IN_PU, PB2_IN_PU, PB1_IN_PU, PB0_IN_PU, PC7_IN_PU, PC6_IN_PU, PC5_IN_PU, PC4_IN_PU, PC3_IN_PU, PC2_IN_PU, PC1_IN_PU, PC0_IN_PU, PD7_IN_PU, PD6_IN_PU, PD5_IN_PU, PD4_IN_PU, PD3_IN_PU, PD2_IN_PU, PD1_IN_PU, PD0_IN_PU, PE7_IN_PU, PE6_IN_PU, PE5_IN_PU, PE4_IN_PU, PE3_IN_PU, PE2_IN_PU, PE1_IN_PU, PE0_IN_PU, PF7_IN_PU, PF6_IN_PU, PF5_IN_PU, PF4_IN_PU, PF3_IN_PU, PF2_IN_PU, PF1_IN_PU, PF0_IN_PU, PG7_IN_PU, PG6_IN_PU, PG5_IN_PU, PG4_IN_PU, PG3_IN_PU, PG2_IN_PU, PG1_IN_PU, PG0_IN_PU, PH5_IN_PU, PH4_IN_PU, PH3_IN_PU, PH2_IN_PU, PH1_IN_PU, PH0_IN_PU, PINMUX_INPUT_PULLUP_END, PINMUX_OUTPUT_BEGIN, PA7_OUT, PA6_OUT, PA5_OUT, PA4_OUT, PA3_OUT, PA2_OUT, PA1_OUT, PA0_OUT, PB7_OUT, PB6_OUT, PB5_OUT, PB4_OUT, PB3_OUT, PB2_OUT, PB1_OUT, PB0_OUT, PC7_OUT, PC6_OUT, PC5_OUT, PC4_OUT, PC3_OUT, PC2_OUT, PC1_OUT, PC0_OUT, PD7_OUT, PD6_OUT, PD5_OUT, PD4_OUT, PD3_OUT, PD2_OUT, PD1_OUT, PD0_OUT, PE7_OUT, PE6_OUT, PE5_OUT, PE4_OUT, PE3_OUT, PE2_OUT, PE1_OUT, PE0_OUT, PF7_OUT, PF6_OUT, PF5_OUT, PF4_OUT, PF3_OUT, PF2_OUT, PF1_OUT, PF0_OUT, PG7_OUT, PG6_OUT, PG5_OUT, PG4_OUT, PG3_OUT, PG2_OUT, PG1_OUT, PG0_OUT, PH5_OUT, PH4_OUT, PH3_OUT, PH2_OUT, PH1_OUT, PH0_OUT, PINMUX_OUTPUT_END, PINMUX_FUNCTION_BEGIN, PA7_FN, PA6_FN, PA5_FN, PA4_FN, PA3_FN, PA2_FN, PA1_FN, PA0_FN, PB7_FN, PB6_FN, PB5_FN, PB4_FN, PB3_FN, PB2_FN, PB1_FN, PB0_FN, PC7_FN, PC6_FN, PC5_FN, PC4_FN, PC3_FN, PC2_FN, PC1_FN, PC0_FN, PD7_FN, PD6_FN, PD5_FN, PD4_FN, PD3_FN, PD2_FN, PD1_FN, PD0_FN, PE7_FN, PE6_FN, PE5_FN, PE4_FN, PE3_FN, PE2_FN, PE1_FN, PE0_FN, PF7_FN, PF6_FN, PF5_FN, PF4_FN, PF3_FN, PF2_FN, PF1_FN, PF0_FN, PG7_FN, PG6_FN, PG5_FN, PG4_FN, PG3_FN, PG2_FN, PG1_FN, PG0_FN, PH5_FN, PH4_FN, PH3_FN, PH2_FN, PH1_FN, PH0_FN, PINMUX_FUNCTION_END, PINMUX_MARK_BEGIN, D31_MARK, D30_MARK, D29_MARK, D28_MARK, D27_MARK, D26_MARK, D25_MARK, D24_MARK, D23_MARK, D22_MARK, D21_MARK, D20_MARK, D19_MARK, D18_MARK, D17_MARK, D16_MARK, BACK_MARK, BREQ_MARK, WE3_MARK, WE2_MARK, CS6_MARK, CS5_MARK, CS4_MARK, CLKOUTENB_MARK, DACK3_MARK, DACK2_MARK, DACK1_MARK, DACK0_MARK, DREQ3_MARK, DREQ2_MARK, DREQ1_MARK, DREQ0_MARK, IRQ3_MARK, IRQ2_MARK, IRQ1_MARK, IRQ0_MARK, DRAK3_MARK, DRAK2_MARK, DRAK1_MARK, DRAK0_MARK, SCK3_MARK, SCK2_MARK, SCK1_MARK, SCK0_MARK, IRL3_MARK, IRL2_MARK, IRL1_MARK, IRL0_MARK, TXD3_MARK, TXD2_MARK, TXD1_MARK, TXD0_MARK, RXD3_MARK, RXD2_MARK, RXD1_MARK, RXD0_MARK, CE2B_MARK, CE2A_MARK, IOIS16_MARK, STATUS1_MARK, STATUS0_MARK, IRQOUT_MARK, PINMUX_MARK_END, }; static const pinmux_enum_t shx3_pinmux_data[] = { /* PA GPIO */ PINMUX_DATA(PA7_DATA, PA7_IN, PA7_OUT, PA7_IN_PU), PINMUX_DATA(PA6_DATA, PA6_IN, PA6_OUT, PA6_IN_PU), PINMUX_DATA(PA5_DATA, PA5_IN, PA5_OUT, PA5_IN_PU), PINMUX_DATA(PA4_DATA, PA4_IN, PA4_OUT, PA4_IN_PU), PINMUX_DATA(PA3_DATA, PA3_IN, PA3_OUT, PA3_IN_PU), PINMUX_DATA(PA2_DATA, PA2_IN, PA2_OUT, PA2_IN_PU), PINMUX_DATA(PA1_DATA, PA1_IN, PA1_OUT, PA1_IN_PU), PINMUX_DATA(PA0_DATA, PA0_IN, PA0_OUT, PA0_IN_PU), /* PB GPIO */ PINMUX_DATA(PB7_DATA, PB7_IN, PB7_OUT, PB7_IN_PU), PINMUX_DATA(PB6_DATA, PB6_IN, PB6_OUT, PB6_IN_PU), PINMUX_DATA(PB5_DATA, PB5_IN, PB5_OUT, PB5_IN_PU), PINMUX_DATA(PB4_DATA, PB4_IN, PB4_OUT, PB4_IN_PU), PINMUX_DATA(PB3_DATA, PB3_IN, PB3_OUT, PB3_IN_PU), PINMUX_DATA(PB2_DATA, PB2_IN, PB2_OUT, PB2_IN_PU), PINMUX_DATA(PB1_DATA, PB1_IN, PB1_OUT, PB1_IN_PU), PINMUX_DATA(PB0_DATA, PB0_IN, PB0_OUT, PB0_IN_PU), /* PC GPIO */ PINMUX_DATA(PC7_DATA, PC7_IN, PC7_OUT, PC7_IN_PU), PINMUX_DATA(PC6_DATA, PC6_IN, PC6_OUT, PC6_IN_PU), PINMUX_DATA(PC5_DATA, PC5_IN, PC5_OUT, PC5_IN_PU), PINMUX_DATA(PC4_DATA, PC4_IN, PC4_OUT, PC4_IN_PU), PINMUX_DATA(PC3_DATA, PC3_IN, PC3_OUT, PC3_IN_PU), PINMUX_DATA(PC2_DATA, PC2_IN, PC2_OUT, PC2_IN_PU), PINMUX_DATA(PC1_DATA, PC1_IN, PC1_OUT, PC1_IN_PU), PINMUX_DATA(PC0_DATA, PC0_IN, PC0_OUT, PC0_IN_PU), /* PD GPIO */ PINMUX_DATA(PD7_DATA, PD7_IN, PD7_OUT, PD7_IN_PU), PINMUX_DATA(PD6_DATA, PD6_IN, PD6_OUT, PD6_IN_PU), PINMUX_DATA(PD5_DATA, PD5_IN, PD5_OUT, PD5_IN_PU), PINMUX_DATA(PD4_DATA, PD4_IN, PD4_OUT, PD4_IN_PU), PINMUX_DATA(PD3_DATA, PD3_IN, PD3_OUT, PD3_IN_PU), PINMUX_DATA(PD2_DATA, PD2_IN, PD2_OUT, PD2_IN_PU), PINMUX_DATA(PD1_DATA, PD1_IN, PD1_OUT, PD1_IN_PU), PINMUX_DATA(PD0_DATA, PD0_IN, PD0_OUT, PD0_IN_PU), /* PE GPIO */ PINMUX_DATA(PE7_DATA, PE7_IN, PE7_OUT, PE7_IN_PU), PINMUX_DATA(PE6_DATA, PE6_IN, PE6_OUT, PE6_IN_PU), PINMUX_DATA(PE5_DATA, PE5_IN, PE5_OUT, PE5_IN_PU), PINMUX_DATA(PE4_DATA, PE4_IN, PE4_OUT, PE4_IN_PU), PINMUX_DATA(PE3_DATA, PE3_IN, PE3_OUT, PE3_IN_PU), PINMUX_DATA(PE2_DATA, PE2_IN, PE2_OUT, PE2_IN_PU), PINMUX_DATA(PE1_DATA, PE1_IN, PE1_OUT, PE1_IN_PU), PINMUX_DATA(PE0_DATA, PE0_IN, PE0_OUT, PE0_IN_PU), /* PF GPIO */ PINMUX_DATA(PF7_DATA, PF7_IN, PF7_OUT, PF7_IN_PU), PINMUX_DATA(PF6_DATA, PF6_IN, PF6_OUT, PF6_IN_PU), PINMUX_DATA(PF5_DATA, PF5_IN, PF5_OUT, PF5_IN_PU), PINMUX_DATA(PF4_DATA, PF4_IN, PF4_OUT, PF4_IN_PU), PINMUX_DATA(PF3_DATA, PF3_IN, PF3_OUT, PF3_IN_PU), PINMUX_DATA(PF2_DATA, PF2_IN, PF2_OUT, PF2_IN_PU), PINMUX_DATA(PF1_DATA, PF1_IN, PF1_OUT, PF1_IN_PU), PINMUX_DATA(PF0_DATA, PF0_IN, PF0_OUT, PF0_IN_PU), /* PG GPIO */ PINMUX_DATA(PG7_DATA, PG7_IN, PG7_OUT, PG7_IN_PU), PINMUX_DATA(PG6_DATA, PG6_IN, PG6_OUT, PG6_IN_PU), PINMUX_DATA(PG5_DATA, PG5_IN, PG5_OUT, PG5_IN_PU), PINMUX_DATA(PG4_DATA, PG4_IN, PG4_OUT, PG4_IN_PU), PINMUX_DATA(PG3_DATA, PG3_IN, PG3_OUT, PG3_IN_PU), PINMUX_DATA(PG2_DATA, PG2_IN, PG2_OUT, PG2_IN_PU), PINMUX_DATA(PG1_DATA, PG1_IN, PG1_OUT, PG1_IN_PU), PINMUX_DATA(PG0_DATA, PG0_IN, PG0_OUT, PG0_IN_PU), /* PH GPIO */ PINMUX_DATA(PH5_DATA, PH5_IN, PH5_OUT, PH5_IN_PU), PINMUX_DATA(PH4_DATA, PH4_IN, PH4_OUT, PH4_IN_PU), PINMUX_DATA(PH3_DATA, PH3_IN, PH3_OUT, PH3_IN_PU), PINMUX_DATA(PH2_DATA, PH2_IN, PH2_OUT, PH2_IN_PU), PINMUX_DATA(PH1_DATA, PH1_IN, PH1_OUT, PH1_IN_PU), PINMUX_DATA(PH0_DATA, PH0_IN, PH0_OUT, PH0_IN_PU), /* PA FN */ PINMUX_DATA(D31_MARK, PA7_FN), PINMUX_DATA(D30_MARK, PA6_FN), PINMUX_DATA(D29_MARK, PA5_FN), PINMUX_DATA(D28_MARK, PA4_FN), PINMUX_DATA(D27_MARK, PA3_FN), PINMUX_DATA(D26_MARK, PA2_FN), PINMUX_DATA(D25_MARK, PA1_FN), PINMUX_DATA(D24_MARK, PA0_FN), /* PB FN */ PINMUX_DATA(D23_MARK, PB7_FN), PINMUX_DATA(D22_MARK, PB6_FN), PINMUX_DATA(D21_MARK, PB5_FN), PINMUX_DATA(D20_MARK, PB4_FN), PINMUX_DATA(D19_MARK, PB3_FN), PINMUX_DATA(D18_MARK, PB2_FN), PINMUX_DATA(D17_MARK, PB1_FN), PINMUX_DATA(D16_MARK, PB0_FN), /* PC FN */ PINMUX_DATA(BACK_MARK, PC7_FN), PINMUX_DATA(BREQ_MARK, PC6_FN), PINMUX_DATA(WE3_MARK, PC5_FN), PINMUX_DATA(WE2_MARK, PC4_FN), PINMUX_DATA(CS6_MARK, PC3_FN), PINMUX_DATA(CS5_MARK, PC2_FN), PINMUX_DATA(CS4_MARK, PC1_FN), PINMUX_DATA(CLKOUTENB_MARK, PC0_FN), /* PD FN */ PINMUX_DATA(DACK3_MARK, PD7_FN), PINMUX_DATA(DACK2_MARK, PD6_FN), PINMUX_DATA(DACK1_MARK, PD5_FN), PINMUX_DATA(DACK0_MARK, PD4_FN), PINMUX_DATA(DREQ3_MARK, PD3_FN), PINMUX_DATA(DREQ2_MARK, PD2_FN), PINMUX_DATA(DREQ1_MARK, PD1_FN), PINMUX_DATA(DREQ0_MARK, PD0_FN), /* PE FN */ PINMUX_DATA(IRQ3_MARK, PE7_FN), PINMUX_DATA(IRQ2_MARK, PE6_FN), PINMUX_DATA(IRQ1_MARK, PE5_FN), PINMUX_DATA(IRQ0_MARK, PE4_FN), PINMUX_DATA(DRAK3_MARK, PE3_FN), PINMUX_DATA(DRAK2_MARK, PE2_FN), PINMUX_DATA(DRAK1_MARK, PE1_FN), PINMUX_DATA(DRAK0_MARK, PE0_FN), /* PF FN */ PINMUX_DATA(SCK3_MARK, PF7_FN), PINMUX_DATA(SCK2_MARK, PF6_FN), PINMUX_DATA(SCK1_MARK, PF5_FN), PINMUX_DATA(SCK0_MARK, PF4_FN), PINMUX_DATA(IRL3_MARK, PF3_FN), PINMUX_DATA(IRL2_MARK, PF2_FN), PINMUX_DATA(IRL1_MARK, PF1_FN), PINMUX_DATA(IRL0_MARK, PF0_FN), /* PG FN */ PINMUX_DATA(TXD3_MARK, PG7_FN), PINMUX_DATA(TXD2_MARK, PG6_FN), PINMUX_DATA(TXD1_MARK, PG5_FN), PINMUX_DATA(TXD0_MARK, PG4_FN), PINMUX_DATA(RXD3_MARK, PG3_FN), PINMUX_DATA(RXD2_MARK, PG2_FN), PINMUX_DATA(RXD1_MARK, PG1_FN), PINMUX_DATA(RXD0_MARK, PG0_FN), /* PH FN */ PINMUX_DATA(CE2B_MARK, PH5_FN), PINMUX_DATA(CE2A_MARK, PH4_FN), PINMUX_DATA(IOIS16_MARK, PH3_FN), PINMUX_DATA(STATUS1_MARK, PH2_FN), PINMUX_DATA(STATUS0_MARK, PH1_FN), PINMUX_DATA(IRQOUT_MARK, PH0_FN), }; static struct sh_pfc_pin shx3_pinmux_pins[] = { /* PA */ PINMUX_GPIO(GPIO_PA7, PA7_DATA), PINMUX_GPIO(GPIO_PA6, PA6_DATA), PINMUX_GPIO(GPIO_PA5, PA5_DATA), PINMUX_GPIO(GPIO_PA4, PA4_DATA), PINMUX_GPIO(GPIO_PA3, PA3_DATA), PINMUX_GPIO(GPIO_PA2, PA2_DATA), PINMUX_GPIO(GPIO_PA1, PA1_DATA), PINMUX_GPIO(GPIO_PA0, PA0_DATA), /* PB */ PINMUX_GPIO(GPIO_PB7, PB7_DATA), PINMUX_GPIO(GPIO_PB6, PB6_DATA), PINMUX_GPIO(GPIO_PB5, PB5_DATA), PINMUX_GPIO(GPIO_PB4, PB4_DATA), PINMUX_GPIO(GPIO_PB3, PB3_DATA), PINMUX_GPIO(GPIO_PB2, PB2_DATA), PINMUX_GPIO(GPIO_PB1, PB1_DATA), PINMUX_GPIO(GPIO_PB0, PB0_DATA), /* PC */ PINMUX_GPIO(GPIO_PC7, PC7_DATA), PINMUX_GPIO(GPIO_PC6, PC6_DATA), PINMUX_GPIO(GPIO_PC5, PC5_DATA), PINMUX_GPIO(GPIO_PC4, PC4_DATA), PINMUX_GPIO(GPIO_PC3, PC3_DATA), PINMUX_GPIO(GPIO_PC2, PC2_DATA), PINMUX_GPIO(GPIO_PC1, PC1_DATA), PINMUX_GPIO(GPIO_PC0, PC0_DATA), /* PD */ PINMUX_GPIO(GPIO_PD7, PD7_DATA), PINMUX_GPIO(GPIO_PD6, PD6_DATA), PINMUX_GPIO(GPIO_PD5, PD5_DATA), PINMUX_GPIO(GPIO_PD4, PD4_DATA), PINMUX_GPIO(GPIO_PD3, PD3_DATA), PINMUX_GPIO(GPIO_PD2, PD2_DATA), PINMUX_GPIO(GPIO_PD1, PD1_DATA), PINMUX_GPIO(GPIO_PD0, PD0_DATA), /* PE */ PINMUX_GPIO(GPIO_PE7, PE7_DATA), PINMUX_GPIO(GPIO_PE6, PE6_DATA), PINMUX_GPIO(GPIO_PE5, PE5_DATA), PINMUX_GPIO(GPIO_PE4, PE4_DATA), PINMUX_GPIO(GPIO_PE3, PE3_DATA), PINMUX_GPIO(GPIO_PE2, PE2_DATA), PINMUX_GPIO(GPIO_PE1, PE1_DATA), PINMUX_GPIO(GPIO_PE0, PE0_DATA), /* PF */ PINMUX_GPIO(GPIO_PF7, PF7_DATA), PINMUX_GPIO(GPIO_PF6, PF6_DATA), PINMUX_GPIO(GPIO_PF5, PF5_DATA), PINMUX_GPIO(GPIO_PF4, PF4_DATA), PINMUX_GPIO(GPIO_PF3, PF3_DATA), PINMUX_GPIO(GPIO_PF2, PF2_DATA), PINMUX_GPIO(GPIO_PF1, PF1_DATA), PINMUX_GPIO(GPIO_PF0, PF0_DATA), /* PG */ PINMUX_GPIO(GPIO_PG7, PG7_DATA), PINMUX_GPIO(GPIO_PG6, PG6_DATA), PINMUX_GPIO(GPIO_PG5, PG5_DATA), PINMUX_GPIO(GPIO_PG4, PG4_DATA), PINMUX_GPIO(GPIO_PG3, PG3_DATA), PINMUX_GPIO(GPIO_PG2, PG2_DATA), PINMUX_GPIO(GPIO_PG1, PG1_DATA), PINMUX_GPIO(GPIO_PG0, PG0_DATA), /* PH */ PINMUX_GPIO(GPIO_PH5, PH5_DATA), PINMUX_GPIO(GPIO_PH4, PH4_DATA), PINMUX_GPIO(GPIO_PH3, PH3_DATA), PINMUX_GPIO(GPIO_PH2, PH2_DATA), PINMUX_GPIO(GPIO_PH1, PH1_DATA), PINMUX_GPIO(GPIO_PH0, PH0_DATA), }; #define PINMUX_FN_BASE ARRAY_SIZE(shx3_pinmux_pins) static const struct pinmux_func shx3_pinmux_func_gpios[] = { /* FN */ GPIO_FN(D31), GPIO_FN(D30), GPIO_FN(D29), GPIO_FN(D28), GPIO_FN(D27), GPIO_FN(D26), GPIO_FN(D25), GPIO_FN(D24), GPIO_FN(D23), GPIO_FN(D22), GPIO_FN(D21), GPIO_FN(D20), GPIO_FN(D19), GPIO_FN(D18), GPIO_FN(D17), GPIO_FN(D16), GPIO_FN(BACK), GPIO_FN(BREQ), GPIO_FN(WE3), GPIO_FN(WE2), GPIO_FN(CS6), GPIO_FN(CS5), GPIO_FN(CS4), GPIO_FN(CLKOUTENB), GPIO_FN(DACK3), GPIO_FN(DACK2), GPIO_FN(DACK1), GPIO_FN(DACK0), GPIO_FN(DREQ3), GPIO_FN(DREQ2), GPIO_FN(DREQ1), GPIO_FN(DREQ0), GPIO_FN(IRQ3), GPIO_FN(IRQ2), GPIO_FN(IRQ1), GPIO_FN(IRQ0), GPIO_FN(DRAK3), GPIO_FN(DRAK2), GPIO_FN(DRAK1), GPIO_FN(DRAK0), GPIO_FN(SCK3), GPIO_FN(SCK2), GPIO_FN(SCK1), GPIO_FN(SCK0), GPIO_FN(IRL3), GPIO_FN(IRL2), GPIO_FN(IRL1), GPIO_FN(IRL0), GPIO_FN(TXD3), GPIO_FN(TXD2), GPIO_FN(TXD1), GPIO_FN(TXD0), GPIO_FN(RXD3), GPIO_FN(RXD2), GPIO_FN(RXD1), GPIO_FN(RXD0), GPIO_FN(CE2B), GPIO_FN(CE2A), GPIO_FN(IOIS16), GPIO_FN(STATUS1), GPIO_FN(STATUS0), GPIO_FN(IRQOUT), }; static const struct pinmux_cfg_reg shx3_pinmux_config_regs[] = { { PINMUX_CFG_REG("PABCR", 0xffc70000, 32, 2) { PA7_FN, PA7_OUT, PA7_IN, PA7_IN_PU, PA6_FN, PA6_OUT, PA6_IN, PA6_IN_PU, PA5_FN, PA5_OUT, PA5_IN, PA5_IN_PU, PA4_FN, PA4_OUT, PA4_IN, PA4_IN_PU, PA3_FN, PA3_OUT, PA3_IN, PA3_IN_PU, PA2_FN, PA2_OUT, PA2_IN, PA2_IN_PU, PA1_FN, PA1_OUT, PA1_IN, PA1_IN_PU, PA0_FN, PA0_OUT, PA0_IN, PA0_IN_PU, PB7_FN, PB7_OUT, PB7_IN, PB7_IN_PU, PB6_FN, PB6_OUT, PB6_IN, PB6_IN_PU, PB5_FN, PB5_OUT, PB5_IN, PB5_IN_PU, PB4_FN, PB4_OUT, PB4_IN, PB4_IN_PU, PB3_FN, PB3_OUT, PB3_IN, PB3_IN_PU, PB2_FN, PB2_OUT, PB2_IN, PB2_IN_PU, PB1_FN, PB1_OUT, PB1_IN, PB1_IN_PU, PB0_FN, PB0_OUT, PB0_IN, PB0_IN_PU, }, }, { PINMUX_CFG_REG("PCDCR", 0xffc70004, 32, 2) { PC7_FN, PC7_OUT, PC7_IN, PC7_IN_PU, PC6_FN, PC6_OUT, PC6_IN, PC6_IN_PU, PC5_FN, PC5_OUT, PC5_IN, PC5_IN_PU, PC4_FN, PC4_OUT, PC4_IN, PC4_IN_PU, PC3_FN, PC3_OUT, PC3_IN, PC3_IN_PU, PC2_FN, PC2_OUT, PC2_IN, PC2_IN_PU, PC1_FN, PC1_OUT, PC1_IN, PC1_IN_PU, PC0_FN, PC0_OUT, PC0_IN, PC0_IN_PU, PD7_FN, PD7_OUT, PD7_IN, PD7_IN_PU, PD6_FN, PD6_OUT, PD6_IN, PD6_IN_PU, PD5_FN, PD5_OUT, PD5_IN, PD5_IN_PU, PD4_FN, PD4_OUT, PD4_IN, PD4_IN_PU, PD3_FN, PD3_OUT, PD3_IN, PD3_IN_PU, PD2_FN, PD2_OUT, PD2_IN, PD2_IN_PU, PD1_FN, PD1_OUT, PD1_IN, PD1_IN_PU, PD0_FN, PD0_OUT, PD0_IN, PD0_IN_PU, }, }, { PINMUX_CFG_REG("PEFCR", 0xffc70008, 32, 2) { PE7_FN, PE7_OUT, PE7_IN, PE7_IN_PU, PE6_FN, PE6_OUT, PE6_IN, PE6_IN_PU, PE5_FN, PE5_OUT, PE5_IN, PE5_IN_PU, PE4_FN, PE4_OUT, PE4_IN, PE4_IN_PU, PE3_FN, PE3_OUT, PE3_IN, PE3_IN_PU, PE2_FN, PE2_OUT, PE2_IN, PE2_IN_PU, PE1_FN, PE1_OUT, PE1_IN, PE1_IN_PU, PE0_FN, PE0_OUT, PE0_IN, PE0_IN_PU, PF7_FN, PF7_OUT, PF7_IN, PF7_IN_PU, PF6_FN, PF6_OUT, PF6_IN, PF6_IN_PU, PF5_FN, PF5_OUT, PF5_IN, PF5_IN_PU, PF4_FN, PF4_OUT, PF4_IN, PF4_IN_PU, PF3_FN, PF3_OUT, PF3_IN, PF3_IN_PU, PF2_FN, PF2_OUT, PF2_IN, PF2_IN_PU, PF1_FN, PF1_OUT, PF1_IN, PF1_IN_PU, PF0_FN, PF0_OUT, PF0_IN, PF0_IN_PU, }, }, { PINMUX_CFG_REG("PGHCR", 0xffc7000c, 32, 2) { PG7_FN, PG7_OUT, PG7_IN, PG7_IN_PU, PG6_FN, PG6_OUT, PG6_IN, PG6_IN_PU, PG5_FN, PG5_OUT, PG5_IN, PG5_IN_PU, PG4_FN, PG4_OUT, PG4_IN, PG4_IN_PU, PG3_FN, PG3_OUT, PG3_IN, PG3_IN_PU, PG2_FN, PG2_OUT, PG2_IN, PG2_IN_PU, PG1_FN, PG1_OUT, PG1_IN, PG1_IN_PU, PG0_FN, PG0_OUT, PG0_IN, PG0_IN_PU, 0, 0, 0, 0, 0, 0, 0, 0, PH5_FN, PH5_OUT, PH5_IN, PH5_IN_PU, PH4_FN, PH4_OUT, PH4_IN, PH4_IN_PU, PH3_FN, PH3_OUT, PH3_IN, PH3_IN_PU, PH2_FN, PH2_OUT, PH2_IN, PH2_IN_PU, PH1_FN, PH1_OUT, PH1_IN, PH1_IN_PU, PH0_FN, PH0_OUT, PH0_IN, PH0_IN_PU, }, }, { }, }; static const struct pinmux_data_reg shx3_pinmux_data_regs[] = { { PINMUX_DATA_REG("PABDR", 0xffc70010, 32) { 0, 0, 0, 0, 0, 0, 0, 0, PA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA, PA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA, 0, 0, 0, 0, 0, 0, 0, 0, PB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA, PB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA, }, }, { PINMUX_DATA_REG("PCDDR", 0xffc70014, 32) { 0, 0, 0, 0, 0, 0, 0, 0, PC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA, PC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA, 0, 0, 0, 0, 0, 0, 0, 0, PD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA, PD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA, }, }, { PINMUX_DATA_REG("PEFDR", 0xffc70018, 32) { 0, 0, 0, 0, 0, 0, 0, 0, PE7_DATA, PE6_DATA, PE5_DATA, PE4_DATA, PE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA, 0, 0, 0, 0, 0, 0, 0, 0, PF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA, PF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA, }, }, { PINMUX_DATA_REG("PGHDR", 0xffc7001c, 32) { 0, 0, 0, 0, 0, 0, 0, 0, PG7_DATA, PG6_DATA, PG5_DATA, PG4_DATA, PG3_DATA, PG2_DATA, PG1_DATA, PG0_DATA, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, PH5_DATA, PH4_DATA, PH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA, }, }, { }, }; const struct sh_pfc_soc_info shx3_pinmux_info = { .name = "shx3_pfc", .input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END }, .input_pu = { PINMUX_INPUT_PULLUP_BEGIN, PINMUX_INPUT_PULLUP_END }, .output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END }, .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END }, .pins = shx3_pinmux_pins, .nr_pins = ARRAY_SIZE(shx3_pinmux_pins), .func_gpios = shx3_pinmux_func_gpios, .nr_func_gpios = ARRAY_SIZE(shx3_pinmux_func_gpios), .gpio_data = shx3_pinmux_data, .gpio_data_size = ARRAY_SIZE(shx3_pinmux_data), .cfg_regs = shx3_pinmux_config_regs, .data_regs = shx3_pinmux_data_regs, };