diff options
author | Stefano Stabellini <stefano.stabellini@eu.citrix.com> | 2014-10-23 12:03:47 +0200 |
---|---|---|
committer | Jan Beulich <jbeulich@suse.com> | 2014-10-23 12:03:47 +0200 |
commit | 71d64afe3e122f22bebf9ae277f573b849eb75f4 (patch) | |
tree | eed9b1b2523d5777d813bd12821dbabf9d1eb7fe | |
parent | 2ca94c6bff41be3e8676f28a5383b87d0e46280d (diff) |
arm: return int from *_dcache_va_range
These functions cannot really fail on ARM, but their x86 equivalents can
(-EOPNOTSUPP). Change the prototype to return int.
Signed-off-by: Stefano Stabellini <stefano.stabellini@eu.citrix.com>
Reviewed-by: Julien Grall <julien.grall@linaro.org>
Acked-by: Ian Campbell <ian.campbell@citrix.com>
-rw-r--r-- | xen/include/asm-arm/page.h | 8 |
1 files changed, 6 insertions, 2 deletions
diff --git a/xen/include/asm-arm/page.h b/xen/include/asm-arm/page.h index fb1e710e71..69e9a61ab7 100644 --- a/xen/include/asm-arm/page.h +++ b/xen/include/asm-arm/page.h @@ -268,16 +268,18 @@ extern size_t cacheline_bytes; /* Functions for flushing medium-sized areas. * if 'range' is large enough we might want to use model-specific * full-cache flushes. */ -static inline void clean_dcache_va_range(const void *p, unsigned long size) +static inline int clean_dcache_va_range(const void *p, unsigned long size) { const void *end; dsb(sy); /* So the CPU issues all writes to the range */ for ( end = p + size; p < end; p += cacheline_bytes ) asm volatile (__clean_dcache_one(0) : : "r" (p)); dsb(sy); /* So we know the flushes happen before continuing */ + /* ARM callers assume that dcache_* functions cannot fail. */ + return 0; } -static inline void clean_and_invalidate_dcache_va_range +static inline int clean_and_invalidate_dcache_va_range (const void *p, unsigned long size) { const void *end; @@ -285,6 +287,8 @@ static inline void clean_and_invalidate_dcache_va_range for ( end = p + size; p < end; p += cacheline_bytes ) asm volatile (__clean_and_invalidate_dcache_one(0) : : "r" (p)); dsb(sy); /* So we know the flushes happen before continuing */ + /* ARM callers assume that dcache_* functions cannot fail. */ + return 0; } /* Macros for flushing a single small item. The predicate is always |