Age | Commit message (Collapse) | Author |
|
Add workaround to skip suspend SMC because warp7 does not
support suspend yet due to lack of LPDDR3 configuration to
DDR controller.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Skip SMP power operations for uniprocessor because they are not mandotary
for uniprocessor.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Avoid using clobbered register when setup stack. Otherwise, the
SVC mode is not recover and result wrong stack pointer.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add data sync for spin lock because stl instruction on ARMv8
makes sure that data is sync while str instruction does not
on ARMv7.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Change TFTF load address because ATF is merged and load address
is re-arranged.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add missing timer driver header
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
suspend, PSCI Affinity info and CPU hotplug are not supported
by warp7.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
fix platform name typo in comments
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Skip check ARM64 feature for ARMv7 as they are mandatory features
actually.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
add system level standby state
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Fix power level number for warp7 because there are only two power levels
are defined.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Skip PSCI Affinity test as there is only one CPU core in SOC.
This test also cause test suite to exit.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Fix a typo for exception vector manipulation.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Adjust pc register after IRQ routine because CPU pipeline
increase the pc value while the instruction is not excuted
yet when IRQ interrupt pipeline.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
protect r4 register with fifo so that the data in r4 is not
corrupted after console function call.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Align timer register access to cp15. Then memory map is not necessary
for the test code.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
register nxp timer as platform timer to provide timeout interrupt service.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add nxp timer driver. This driver use compare channel 2 to
set timeout as one shot timer.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
add arch version flag in makefile so that this build flag
can be detected when building code.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
warp7: Fix unprotected reg in serial driver. R7 is used without
protection in current code and result various peculiar bugs.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Correct system counter register address. So that framework can
call it directly to get latest counter value.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
The mpid value get from tftf_plat_get_mpidr() should be
aligned with read_mpidr_el1(), so that below test is true
for lead core.
(read_mpidr_el1() & MPID_MASK) == mpid
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
change tftf load address to ease test. The original address
is for optee. TFTF should play u-boot's role for test actually.
But for ease of test, we use u-boot to load it, as below boot
sequence of ATF -> optee -> u-boot -> tftf.
The command in u-boot console to boot tftf:
fatload mmc 0:1 0x9e000000 tftf.bin; go 0x9e000000
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
add irq stack size definition so that Aarch32 framework
can use it to define the stack in IRQ mode.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add stack for IRQ mode for ARMv7. Otherwise, stack operation in
IRQ mode result data abort due to data access to random address.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Skip hypervisor related system control registers manipulation and
operate on non-HYP version registers to support CPU suspend that
does not support hypervisor feature.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
workaround missing udiv instruction because it is optional instruction.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add tests list to skip for warp7. More will be added later
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add build config file to specify source code for compiling
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add power state and domain topology for warp7
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
register timer for warp7 to provide timer callback for
framework.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add basic platform setup code, include console and GIC
initilization.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add plat helpers function, platform_get_core_pos(). This
function is called in framework so we need implement it
though warp7 only have one CPU core.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add platform definition header, which defines all warp7
related configurations.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
add serial console output. Input function will be added later
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Adding ".arch_extension sec" to avoid failure for "smc #0"
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Print correct message for non-HYP mode as we are support non-HYP
mode now.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Some ARMv8 only assembly is used in aarch32 case, add ARMv7
version assembly code
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
Add vector base address handling in non-hyp mode in entry point
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
some ARMv7 SoC does not support hypervisor mode. Just skip
hypervisor related operation instead of trigger panic.
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
introduce cflags for ARMv7 for compiler
Signed-off-by: Jun Nie <jun.nie@linaro.org>
|
|
|
|
|
|
Split the function console_getc into console_getc and console_core_getc
like the rest of the console driver interfaces.
Change-Id: If1defe6ab99c3f72245a1e02b57d886fe92c2b2c
Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
|
|
The autogen rule is not inside an 'eval' so it does not need a double
dollar for variable expansion. This made it print an empty string
like that:
AUTOGEN
Change-Id: I953fe72110d5edefbfd3bd2d4145af1d808b89d1
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
|
|
Move default values of build options in defaults.mk and include the
latter from the top Makefile.
Change-Id: I533d9f28649dbfe5b61a12975c3198e216b60d64
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
|
|
No functional change, just making the Makefile more concise and
aligned with the TF one.
Change-Id: I03385e4957ea992bbcb55a8e21b70d6297f0c00d
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
|
|
It seems more logical to choose the tests manifest inside the tests
makefile rather than in the top Makefile.
Change-Id: I25993550cc5c10b9e3e7b1ef841b616712a234fb
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
|
|
Note: This patch is based on TF commit 710ea1d01a10 ("Build: generate
.d file at the same time as object is created").
Currently, .d files are generated before any objects are built.
IS_ANYTHING_TO_BUILD flag is needed to avoid such processing for
non-build targets.
Instead just create a .d file simultaneously when the corresponding
object is created. No need to have separate rules for .d files.
This commit will also fix a bug; -D$(IMAGE) is defined for $(OBJ), but
not for $(PREREQUISITES). So, .d files are generated with different
macro sets from those for .o files, then wrong .d files are generated.
For example, with the following code:
#if IMAGE_TFTF
#include <some_file.h>
#endif
<some_file.h> is included when building TFTF but the .d file does not
pick up that dependency.
With this commit, the compiler will generate .o and .d at the same
time, guaranteeing they are generated under the same circumstances.
Change-Id: I7d4aa4bbd65a828e2c1860a099231ca70d3a0886
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
|
|
The new implementation of mem_protect generates a chicken-egg problem,
and the only way to push the TF and CI changes is to disable first the
TF change.
Change-Id: If5c65d83413f95d17f9b325c1d3c46e8a9575668
|