aboutsummaryrefslogtreecommitdiff
path: root/risugen
AgeCommit message (Expand)Author
2019-02-08risugen: Default to sve offRichard Henderson
2018-07-02risugen: add --sve supportAlex Bennée
2018-02-23risugen: support @GroupName in risu filesAlex Bennée
2017-11-21risugen/risugen_$arch: factor out instruction selectionAlex Bennée
2017-07-10risugen: fix bad indentAlex Bennée
2017-05-30risugen, risugen_ppc64.pm: Add support ppc64 (big-endian)Jose Ricardo Ziviani
2017-02-10Move progress bar functions to risugen_commonPeter Maydell
2017-02-10Create new risugen_common module and put some functions in itPeter Maydell
2016-12-16risugen: remove grocer's apostrophe from REsAlex Bennée
2016-11-29risugen: Look in the right place for modulesPeter Maydell
2016-11-07Refactor risugen to remove ARM specific codeJose Ricardo Ziviani
2016-11-07risugen: Sort the instruction keysPeter Maydell
2014-11-18risugen: Correct generated code for register alignment and flag clearingPeter Maydell
2014-04-25risugen: change floating point randomization for aarch64Claudio Fontana
2014-04-25risugen: add --not-pattern flag for convenienceAlex Bennée
2014-04-25risugen: add "--no-fp" cmdline flag to disable FPClaudio Fontana
2014-04-25risugen: allow shift by 4 in reg_plus_reg_shiftedClaudio Fontana
2014-04-25risugen: control re-randomization of registers with a flagClaudio Fontana
2014-04-25risugen: add fp/SIMD init and periodic updateClaudio Fontana
2014-04-25risugen: go back to storing 8192 bytes of random dataClaudio Fontana
2014-04-25aarch64.risu: add support for pre/post idx unscaled ldr/strClaudio Fontana
2014-04-25risugen: add register plus signed immediate addressingClaudio Fontana
2014-04-25aarch64.risu: add LDNP / STNP 32bit/64bitClaudio Fontana
2014-04-25aarch64.risu, risugen: add some commentsClaudio Fontana
2014-04-25risugen: implement memory block setup for aarch64Claudio Fontana
2014-04-25risugen: comment fixesClaudio Fontana
2014-04-25aarch64: fix signal handlingClaudio Fontana
2014-04-25risugen: adapt for aarch64Claudio Fontana
2011-06-20risugen: Avoid memory accesses escaping the data blockPeter Maydell
2011-03-24risugen: Include perl's error message when evaluating constraints block failsPeter Maydell
2011-03-24risugen: Mention name of insn when reporting syntax errors for constraintsPeter Maydell
2011-03-15Code cleanup and fix to do initial setup steps in the right orderPeter Maydell
2011-03-15Add support for specifying minimum alignment for memory ops.Peter Maydell
2011-03-10Allow "memory" block in config filesPeter Maydell
2011-03-10risugen: Support reg minus immediate addressing modePeter Maydell
2011-03-10risugen: Support plain reg addressing modePeter Maydell
2011-03-10risugen: handle reg_plus_reg{,_shifted} addressing modePeter Maydell
2011-03-10risugen: Handle reg+imm load/storesPeter Maydell
2011-03-10risugen: Set up random memory block if requiredPeter Maydell
2011-03-10risugen: Generalise routines for writing insns asking risu to do thingsPeter Maydell
2011-03-10risugen: Improve diagnostics for missing continuation characterPeter Maydell
2011-03-10risugen: Remove stray debug printingPeter Maydell
2011-03-08Allow named blocks in risu config files; restrict blocks to end of linePeter Maydell
2011-03-08Rework risugen's parser to use Text::Balanced rather than split.Peter Maydell
2011-03-07Use a slightly saner data structure for instruction patterns.Peter Maydell
2011-02-21Avoid a complaint about use of $_ in "my" from some perl versions.Peter Maydell
2011-02-11Document the .risu format in the READMEPeter Maydell
2011-02-11Specify thumb vs ARM in the .risu file rather than command linePeter Maydell
2011-02-08Allow risugen --fpscr to take hex as well as decimal argument.Peter Maydell
2011-02-03Be more generous about permitted names for variable pattern fieldsPeter Maydell
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-18 14:32:08 +0000