index
:
working/mbl/linux.git
bod
bod-test
jun-bpi-staging
linaro-bpi
linaro-v4.14.y
linux-linaro-lsk-v4.14.102+mbl
linux-linaro-lsk-v4.14.102+mbl+imx8mm
linux-linaro-lsk-v4.14.103+mbl
linux-linaro-lsk-v4.14.103+mbl+imx8mm
linux-linaro-lsk-v4.14.103+mbl+qca9377
linux-linaro-lsk-v4.14.106+mbl
linux-linaro-lsk-v4.14.106+mbl+imx8mm
linux-linaro-lsk-v4.14.108+mbl
linux-linaro-lsk-v4.14.108+mbl+imx8mm
linux-linaro-lsk-v4.14.112+mbl
linux-linaro-lsk-v4.14.112+mbl+imx6ul-des-0258
linux-linaro-lsk-v4.14.112+mbl+imx6ul-pico-pi
linux-linaro-lsk-v4.14.112+mbl+imx8mm
linux-linaro-lsk-v4.14.112+mbl+imx8mm-test
linux-linaro-lsk-v4.14.112+mbl+imx8mm-zapcaam
linux-linaro-lsk-v4.14.71+mbl
linux-linaro-lsk-v4.14.95+mbl
linux-linaro-lsk-v4.14.95+mbl+imx8mm
linux-linaro-v5.0-imx6ul-pico-pi
rms-linaro-v4.14.y
[no description]
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
x86
/
kernel
/
cpu
/
common.c
Age
Commit message (
Expand
)
Author
2018-12-05
x86/bugs: Add AMD's SPEC_CTRL MSR usage
Konrad Rzeszutek Wilk
2018-12-05
x86/bugs: Add AMD's variant of SSB_NO
Konrad Rzeszutek Wilk
2018-11-13
x86/speculation: Support Enhanced IBRS on future CPUs
Sai Praneeth
2018-09-05
x86/speculation/l1tf: Increase l1tf memory limit for Nehalem+
Andi Kleen
2018-08-15
x86/CPU/AMD: Have smp_num_siblings and cpu_llc_id always be present
Borislav Petkov
2018-08-15
x86/cpu/common: Provide detect_ht_early()
Thomas Gleixner
2018-08-15
x86/cpu: Remove the pointless CPU printout
Thomas Gleixner
2018-08-15
x86/speculation/l1tf: Add sysfs reporting for l1tf
Andi Kleen
2018-05-22
x86/bugs: Rename SSBD_NO to SSB_NO
Konrad Rzeszutek Wilk
2018-05-22
KVM: SVM: Implement VIRT_SPEC_CTRL support for SSBD
Tom Lendacky
2018-05-22
x86/cpufeatures: Disentangle SSBD enumeration
Thomas Gleixner
2018-05-22
x86/cpufeatures: Disentangle MSR_SPEC_CTRL enumeration from IBRS
Thomas Gleixner
2018-05-22
x86/speculation: Use synthetic bits for IBRS/IBPB/STIBP
Borislav Petkov
2018-05-22
x86/bugs: Rename _RDS to _SSBD
Konrad Rzeszutek Wilk
2018-05-22
x86/bugs/AMD: Add support to disable RDS on Fam[15,16,17]h if requested
Konrad Rzeszutek Wilk
2018-05-22
x86/bugs/intel: Set proper CPU features and setup RDS
Konrad Rzeszutek Wilk
2018-05-22
x86/bugs: Expose /sys/../spec_store_bypass
Konrad Rzeszutek Wilk
2018-05-22
x86/bugs: Concentrate bug detection into a separate function
Konrad Rzeszutek Wilk
2018-04-12
x86/CPU: Check CPU feature bits after microcode upgrade
Borislav Petkov
2018-04-12
x86/CPU: Add a microcode loader callback
Borislav Petkov
2018-02-22
x86/cpu: Change type of x86_cache_size variable to unsigned int
Gustavo A. R. Silva
2018-02-22
x86/cpu: Rename cpu_data.x86_mask to cpu_data.x86_stepping
Jia Zhang
2018-02-07
x86/pti: Mark constant arrays as __initconst
Arnd Bergmann
2018-02-07
x86/cpuid: Fix up "virtual" IBRS/IBPB/STIBP feature bits on Intel
David Woodhouse
2018-02-07
x86/pti: Do not enable PTI on CPUs which are not vulnerable to Meltdown
David Woodhouse
2018-02-07
x86/cpufeatures: Add CPUID_7_EDX CPUID leaf
David Woodhouse
2018-01-17
x86/spectre: Add boot time option to select Spectre v2 mitigation
David Woodhouse
2018-01-17
x86/retpoline: Add initial retpoline support
David Woodhouse
2018-01-17
x86/cpufeatures: Add X86_BUG_SPECTRE_V[12]
David Woodhouse
2018-01-10
x86/pti: Rename BUG_CPU_INSECURE to BUG_CPU_MELTDOWN
Thomas Gleixner
2018-01-05
x86/cpu, x86/pti: Do not enable PTI on AMD processors
Tom Lendacky
2018-01-02
x86/mm/pti: Force entry through trampoline when PTI active
Thomas Gleixner
2018-01-02
x86/cpufeatures: Add X86_BUG_CPU_INSECURE
Thomas Gleixner
2017-12-29
x86/cpu_entry_area: Move it to a separate unit
Thomas Gleixner
2017-12-29
x86/entry: Rename SYSENTER_stack to CPU_ENTRY_AREA_entry_stack
Dave Hansen
2017-12-25
x86/cpufeatures: Make CPU bugs sticky
Thomas Gleixner
2017-12-25
x86/entry/64: Make cpu_entry_area.tss read-only
Andy Lutomirski
2017-12-25
x86/entry: Clean up the SYSENTER_stack code
Andy Lutomirski
2017-12-25
x86/entry/64: Move the IST stacks into struct cpu_entry_area
Andy Lutomirski
2017-12-25
x86/entry/64: Create a per-CPU SYSCALL entry trampoline
Andy Lutomirski
2017-12-25
x86/entry/64: Use a per-CPU trampoline stack for IDT entries
Andy Lutomirski
2017-12-25
x86/entry: Remap the TSS into the CPU entry area
Andy Lutomirski
2017-12-25
x86/entry: Move SYSENTER_stack to the beginning of struct tss_struct
Andy Lutomirski
2017-12-25
x86/entry: Fix assumptions that the HW TSS is at the beginning of cpu_tss
Andy Lutomirski
2017-12-25
x86/mm/fixmap: Generalize the GDT fixmap mechanism, introduce struct cpu_entr...
Andy Lutomirski
2017-12-25
x86/entry/64: Allocate and enable the SYSENTER stack
Andy Lutomirski
2017-12-25
x86/entry/64: Stop initializing TSS.sp0 at boot
Andy Lutomirski
2017-12-25
x86/entry/64: Pass SP0 directly to load_sp0()
Andy Lutomirski
2017-12-25
x86/fpu: Parse clearcpuid= as early XSAVE argument
Andi Kleen
2017-09-17
x86/mm/32: Move setup_clear_cpu_cap(X86_FEATURE_PCID) earlier
Andy Lutomirski
[next]