| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-03-22 | target/riscv: enable 'vstart_eq_zero' in the end of insns | Ivan Klokov |
| 2024-03-22 | target/riscv: remove 'over' brconds from vector trans | Daniel Henrique Barboza |
| 2024-02-09 | target/riscv/insn_trans/trans_rvvk.c.inc: use 'vlenb' | Daniel Henrique Barboza |
| 2023-11-07 | target/riscv: Replace Zvbb checking by Zvkb | Max Chou |
| 2023-10-03 | tcg: Rename cpu_env to tcg_env | Richard Henderson |
| 2023-09-11 | target/riscv: Add Zvksed ISA extension support | Max Chou |
| 2023-09-11 | target/riscv: Add Zvkg ISA extension support | Nazar Kazakov |
| 2023-09-11 | target/riscv: Add Zvksh ISA extension support | Lawrence Hunter |
| 2023-09-11 | target/riscv: Add Zvknh ISA extension support | Kiran Ostrolenk |
| 2023-09-11 | target/riscv: Add Zvkned ISA extension support | Nazar Kazakov |
| 2023-09-11 | target/riscv: Add Zvbb ISA extension support | Dickon Hood |
| 2023-09-11 | target/riscv: Add Zvbc ISA extension support | Lawrence Hunter |
 |
index : peter.maydell/qemu-arm.git | |
| This qemu repo is mostly a place to put together pull requests for upstream |
| aboutsummaryrefslogtreecommitdiff |