aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_tv.c
diff options
context:
space:
mode:
authorDaniel Vetter <daniel.vetter@ffwll.ch>2012-07-05 12:17:30 +0200
committerDaniel Vetter <daniel.vetter@ffwll.ch>2012-07-05 13:36:01 +0200
commitc2c75131244507c93f812862fdbd4f3a37139401 (patch)
tree068e1aae4099aafe1a31948e382bf882af43d378 /drivers/gpu/drm/i915/intel_tv.c
parente506a0c6381f180858d2e343c3ed5c0bde8e84ba (diff)
drm/i915: adjust framebuffer base address on gen4+
The tileoffset register only supports a limited offset in x/y of 4096, so for giant screen configuration with a shared fb we wrap around. Fix this by computing a linear offset in tiles (pages) and only use the tileoffset register to offset within the tile. Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk> Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/intel_tv.c')
0 files changed, 0 insertions, 0 deletions