blob: 388be15121d3b1469455978039e06ed42e20b4ce (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
|
/*
* Copyright (c) Linaro Limited.
*
* SPDX-License-Identifier: Apache-2.0
*/
/**
* @brief
*
* Based on reference manual:
* RM0368 Reference manual STM32F401xB/C and STM32F401xD/E
* advanced ARM ® -based 32-bit MCUs
*
* Chapter 8: General-purpose I/Os (GPIOs)
*/
#include <errno.h>
#include <device.h>
#include "soc.h"
#include "soc_registers.h"
#include <gpio.h>
#include <gpio/gpio_stm32.h>
/**
* @brief map pin function to MODE register value
*/
static u32_t __func_to_mode(int func)
{
switch (func) {
case STM32F4X_PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
case STM32F4X_PIN_CONFIG_BIAS_PULL_UP:
case STM32F4X_PIN_CONFIG_BIAS_PULL_DOWN:
return 0x0;
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_PULL:
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_UP:
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_DOWN:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_UP:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DOWN:
return 0x1;
case STM32F4X_PIN_CONFIG_AF_PUSH_PULL:
case STM32F4X_PIN_CONFIG_AF_PUSH_UP:
case STM32F4X_PIN_CONFIG_AF_PUSH_DOWN:
case STM32F4X_PIN_CONFIG_AF_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_AF_OPEN_UP:
case STM32F4X_PIN_CONFIG_AF_OPEN_DOWN:
return 0x2;
case STM32F4X_PIN_CONFIG_ANALOG:
return 0x3;
}
return 0;
}
/**
* @brief map pin function to OTYPE register value
*/
static u32_t __func_to_otype(int func)
{
switch (func) {
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_UP:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DOWN:
case STM32F4X_PIN_CONFIG_AF_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_AF_OPEN_UP:
case STM32F4X_PIN_CONFIG_AF_OPEN_DOWN:
return 0x1;
}
return 0;
}
/**
* @brief map pin function to OSPEED register value
*/
static u32_t __func_to_ospeed(int func)
{
switch (func) {
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_PULL:
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_UP:
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_DOWN:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_UP:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DOWN:
case STM32F4X_PIN_CONFIG_AF_PUSH_PULL:
case STM32F4X_PIN_CONFIG_AF_PUSH_UP:
case STM32F4X_PIN_CONFIG_AF_PUSH_DOWN:
case STM32F4X_PIN_CONFIG_AF_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_AF_OPEN_UP:
case STM32F4X_PIN_CONFIG_AF_OPEN_DOWN:
/* Force fast speed by default */
return 0x2;
}
return 0;
}
/**
* @brief map pin function to PUPD register value
*/
static u32_t __func_to_pupd(int func)
{
switch (func) {
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_PULL:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_AF_PUSH_PULL:
case STM32F4X_PIN_CONFIG_AF_OPEN_DRAIN:
case STM32F4X_PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
case STM32F4X_PIN_CONFIG_ANALOG:
return 0x0;
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_UP:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_UP:
case STM32F4X_PIN_CONFIG_AF_PUSH_UP:
case STM32F4X_PIN_CONFIG_AF_OPEN_UP:
case STM32F4X_PIN_CONFIG_BIAS_PULL_UP:
return 0x1;
case STM32F4X_PIN_CONFIG_DRIVE_PUSH_DOWN:
case STM32F4X_PIN_CONFIG_DRIVE_OPEN_DOWN:
case STM32F4X_PIN_CONFIG_AF_PUSH_DOWN:
case STM32F4X_PIN_CONFIG_AF_OPEN_DOWN:
case STM32F4X_PIN_CONFIG_BIAS_PULL_DOWN:
return 0x2;
}
return 0;
}
int stm32_gpio_flags_to_conf(int flags, int *pincfg)
{
int direction = flags & GPIO_DIR_MASK;
int pud = flags & GPIO_PUD_MASK;
if (!pincfg) {
return -EINVAL;
}
if (direction == GPIO_DIR_OUT) {
if (pud == GPIO_PUD_PULL_UP) {
*pincfg = STM32F4X_PIN_CONFIG_DRIVE_PUSH_UP;
} else if (pud == GPIO_PUD_PULL_DOWN) {
*pincfg = STM32F4X_PIN_CONFIG_DRIVE_PUSH_DOWN;
} else {
*pincfg = STM32F4X_PIN_CONFIG_DRIVE_PUSH_PULL;
}
} else if (direction == GPIO_DIR_IN) {
if (pud == GPIO_PUD_PULL_UP) {
*pincfg = STM32F4X_PIN_CONFIG_BIAS_PULL_UP;
} else if (pud == GPIO_PUD_PULL_DOWN) {
*pincfg = STM32F4X_PIN_CONFIG_BIAS_PULL_DOWN;
} else {
*pincfg = STM32F4X_PIN_CONFIG_BIAS_HIGH_IMPEDANCE;
}
} else {
return -ENOTSUP;
}
return 0;
}
int stm32_gpio_configure(u32_t *base_addr, int pin, int conf, int altf)
{
volatile struct stm32f4x_gpio *gpio =
(struct stm32f4x_gpio *)(base_addr);
u32_t mode = __func_to_mode(conf);
u32_t otype = __func_to_otype(conf);
u32_t ospeed = __func_to_ospeed(conf);
u32_t pupd = __func_to_pupd(conf);
u32_t tmpreg = 0;
/* TODO: validate if indeed alternate */
if (altf) {
/* Set the alternate function */
tmpreg = gpio->afr[pin >> 0x3];
tmpreg &= ~(0xf << ((pin & 0x07) * 4));
tmpreg |= (altf << ((pin & 0x07) * 4));
gpio->afr[pin >> 0x3] = tmpreg;
}
/* Set the IO direction mode */
tmpreg = gpio->mode;
tmpreg &= ~(0x3 << (pin * 2));
tmpreg |= (mode << (pin * 2));
gpio->mode = tmpreg;
if (otype) {
tmpreg = gpio->otype;
tmpreg &= ~(0x1 << pin);
tmpreg |= (otype << pin);
gpio->otype = tmpreg;
}
if (ospeed) {
tmpreg = gpio->ospeed;
tmpreg &= ~(0x3 << (pin * 2));
tmpreg |= (ospeed << (pin * 2));
gpio->ospeed = tmpreg;
}
tmpreg = gpio->pupdr;
tmpreg &= ~(0x3 << (pin * 2));
tmpreg |= (pupd << (pin * 2));
gpio->pupdr = tmpreg;
return 0;
}
int stm32_gpio_set(u32_t *base, int pin, int value)
{
struct stm32f4x_gpio *gpio = (struct stm32f4x_gpio *)base;
if (value) {
/* atomic set */
gpio->bsr = (1 << (pin & 0x0f));
} else {
/* atomic reset */
gpio->bsr = (1 << ((pin & 0x0f) + 0x10));
}
return 0;
}
int stm32_gpio_get(u32_t *base, int pin)
{
struct stm32f4x_gpio *gpio = (struct stm32f4x_gpio *)base;
return (gpio->idr >> pin) & 0x1;
}
int stm32_gpio_enable_int(int port, int pin)
{
volatile struct stm32f4x_syscfg *syscfg =
(struct stm32f4x_syscfg *)SYSCFG_BASE;
volatile union syscfg_exticr *exticr;
struct device *clk = device_get_binding(STM32_CLOCK_CONTROL_NAME);
struct stm32f4x_pclken pclken = {
.bus = STM32F4X_CLOCK_BUS_APB2,
.enr = STM32F4X_CLOCK_ENABLE_SYSCFG
};
int shift = 0;
/* Enable SYSCFG clock */
clock_control_on(clk, (clock_control_subsys_t *) &pclken);
if (pin <= 3) {
exticr = &syscfg->exticr1;
} else if (pin <= 7) {
exticr = &syscfg->exticr2;
} else if (pin <= 11) {
exticr = &syscfg->exticr3;
} else if (pin <= 15) {
exticr = &syscfg->exticr4;
} else {
return -EINVAL;
}
shift = 4 * (pin % 4);
exticr->val &= ~(0xf << shift);
exticr->val |= port << shift;
return 0;
}
|
