summaryrefslogtreecommitdiff
path: root/dts/arm/hexiwear_k64.fixup
blob: d2e90c53c5d0c25eae926d56368256cce4d91615 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
#define CONFIG_NUM_IRQ_PRIO_BITS	ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define CONFIG_UART_MCUX_0_BAUD_RATE	NXP_K64F_UART_4006A000_BAUD_RATE
#define CONFIG_UART_MCUX_0_IRQ_PRI	NXP_K64F_UART_4006A000_IRQ_0_PRIORITY

#define CONFIG_UART_MCUX_1_BAUD_RATE	NXP_K64F_UART_4006B000_BAUD_RATE
#define CONFIG_UART_MCUX_1_IRQ_PRI	NXP_K64F_UART_4006B000_IRQ_0_PRIORITY

#define CONFIG_UART_MCUX_2_BAUD_RATE	NXP_K64F_UART_4006C000_BAUD_RATE
#define CONFIG_UART_MCUX_2_IRQ_PRI	NXP_K64F_UART_4006C000_IRQ_0_PRIORITY

#define CONFIG_UART_MCUX_3_BAUD_RATE	NXP_K64F_UART_4006D000_BAUD_RATE
#define CONFIG_UART_MCUX_3_IRQ_PRI	NXP_K64F_UART_4006D000_IRQ_0_PRIORITY

#define CONFIG_UART_MCUX_4_BAUD_RATE	NXP_K64F_UART_400EA000_BAUD_RATE
#define CONFIG_UART_MCUX_4_IRQ_PRI	NXP_K64F_UART_400EA000_IRQ_0_PRIORITY

#define CONFIG_UART_MCUX_5_BAUD_RATE	NXP_K64F_UART_400EB000_BAUD_RATE
#define CONFIG_UART_MCUX_5_IRQ_PRI	NXP_K64F_UART_400EB000_IRQ_0_PRIORITY