blob: b39ca7d9ffa4c411c72b12153be1afbe9f1381ce (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
#include <arm/armv7-m.dtsi>
#include <inc/hw_ints.h>
#include <ti/mem.h>
/* Note: Zephyr uses exception numbers, vs the IRQ #s used by the CC32XX SDK */
/* which are offset by 16: */
#define EXP_UARTA0 (INT_UARTA0 - 16)
#define EXP_UARTA1 (INT_UARTA1 - 16)
/ {
cpus {
cpu@0 {
compatible = "arm,cortex-m4";
};
};
sram0: memory {
compatible = "sram";
reg = <DT_SRAM_START DT_SRAM_SIZE>;
};
flash0: serial-flash {
compatible = "serial-flash";
reg = <0x0 DT_SFLASH_SIZE>;
};
flash1: flash {
reg = <0x01000000 DT_FLASH_SIZE>;
};
soc {
uart0: uart@4000C000 {
compatible = "ti,cc32xx-uart";
reg = <0x4000C000 0x4c>;
interrupts = <EXP_UARTA0 3>;
status = "disabled";
};
uart1: uart@4000D000 {
compatible = "ti,cc32xx-uart";
reg = <0x4000D000 0x4c>;
interrupts = <EXP_UARTA1 3>;
status = "disabled";
};
};
};
&nvic {
arm,num-irq-priority-bits = <3>;
};
|
