index
:
mathieu.poirier/coresight.git
5.1-rc3-cpu-wide-v3
core-jun11
master
next-may03+fix-snapshot
next-may03+fix-snapshot-v2.1
next-snapshot-us-v2
perf/cores-may23
rproc-next-oct21
v3.10-backport
v3.10-backport-next
v3.14-backport
v3.18-backport
v4.4-backport-jul
v4.4-backport-jun
[no description]
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
sunxi-ng
/
ccu-sun8i-a33.c
Age
Commit message (
Expand
)
Author
2017-07-21
clk: Convert to using %pOF instead of full_name
Rob Herring
2017-06-07
clk: sunxi-ng: Support multiple variable pre-dividers
Chen-Yu Tsai
2017-04-19
Merge tag 'sunxi-clk-for-4.12' of https://git.kernel.org/pub/scm/linux/kernel...
Stephen Boyd
2017-04-13
clk: sunxi-ng: a33: gate then ungate PLL CPU clk after rate change
Chen-Yu Tsai
2017-04-05
clk: sunxi-ng: a33: Add offset and minimum value for DDR1 PLL N factor
Chen-Yu Tsai
2017-01-27
clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for the GPU
Maxime Ripard
2017-01-17
clk: sunxi-ng: a33: Add CLK_SET_RATE_PARENT to ac-dig
Mylène Josserand
2017-01-02
clk: sunxi-ng: set the parent rate when adjustin CPUX clock on A33
Icenowy Zheng
2017-01-02
clk: sunxi-ng: fix PLL_CPUX adjusting on A33
Icenowy Zheng
2016-11-23
clk: sunxi-ng: enable so-said LDOs for A33 SoC's pll-mipi clock
Icenowy Zheng
2016-09-20
clk: sunxi-ng: Fix reset offset for the A23 and A33
Maxime Ripard
2016-09-10
clk: sunxi-ng: Add A33 CCU support
Maxime Ripard