1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
|
/*
* Copyright (C) 2012 - Virtual Open Systems and Columbia University
* Author: Christoffer Dall <c.dall@virtualopensystems.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, version 2, as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef __ARM_KVM_H__
#define __ARM_KVM_H__
#include <asm/types.h>
#define __KVM_HAVE_GUEST_DEBUG
#define __KVM_HAVE_IRQ_LINE
/*
* KVM_IRQ_LINE macros to set/read IRQ/FIQ for specific VCPU index.
*/
enum KVM_ARM_IRQ_LINE_TYPE {
KVM_ARM_IRQ_LINE = 0,
KVM_ARM_FIQ_LINE = 1,
};
/*
* Modes used for short-hand mode determinition in the world-switch code and
* in emulation code.
*
* Note: These indices do NOT correspond to the value of the CPSR mode bits!
*/
enum vcpu_mode {
MODE_FIQ = 0,
MODE_IRQ,
MODE_SVC,
MODE_ABT,
MODE_UND,
MODE_USR,
MODE_SYS
};
struct kvm_regs {
__u32 regs0_7[8]; /* Unbanked regs. (r0 - r7) */
__u32 fiq_regs8_12[5]; /* Banked fiq regs. (r8 - r12) */
__u32 usr_regs8_12[5]; /* Banked usr registers (r8 - r12) */
__u32 reg13[6]; /* Banked r13, indexed by MODE_ */
__u32 reg14[6]; /* Banked r13, indexed by MODE_ */
__u32 reg15;
__u32 cpsr;
__u32 spsr[5]; /* Banked SPSR, indexed by MODE_ */
};
/* Supported Processor Types */
#define KVM_ARM_TARGET_CORTEX_A15 (0xC0F)
struct kvm_vcpu_init {
__u32 target;
__u32 features[7];
};
struct kvm_sregs {
};
struct kvm_fpu {
};
struct kvm_guest_debug_arch {
};
struct kvm_debug_exit_arch {
};
struct kvm_sync_regs {
};
struct kvm_arch_memory_slot {
};
/* Based on x86, but we use KVM_GET_VCPU_MSR_INDEX_LIST. */
struct kvm_msr_entry {
__u32 index;
__u32 reserved;
__u64 data;
};
/* for KVM_GET_MSRS and KVM_SET_MSRS */
struct kvm_msrs {
__u32 nmsrs; /* number of msrs in entries */
__u32 pad;
struct kvm_msr_entry entries[0];
};
/* for KVM_VCPU_GET_MSR_INDEX_LIST */
struct kvm_msr_list {
__u32 nmsrs; /* number of msrs in entries */
__u32 indices[0];
};
/* If you need to interpret the index values, here's the key. */
#define KVM_ARM_MSR_COPROC_MASK 0xFFFF0000
#define KVM_ARM_MSR_64_BIT_MASK 0x00008000
#define KVM_ARM_MSR_64_OPC1_MASK 0x000000F0
#define KVM_ARM_MSR_64_CRM_MASK 0x0000000F
#define KVM_ARM_MSR_32_CRM_MASK 0x0000000F
#define KVM_ARM_MSR_32_OPC2_MASK 0x00000070
#define KVM_ARM_MSR_32_CRN_MASK 0x00000780
#define KVM_ARM_MSR_32_OPC1_MASK 0x00003800
#endif /* __ARM_KVM_H__ */
|
