summaryrefslogtreecommitdiff
path: root/boards/arm/nucleo_f401re/nucleo_f401re_defconfig
diff options
context:
space:
mode:
Diffstat (limited to 'boards/arm/nucleo_f401re/nucleo_f401re_defconfig')
-rw-r--r--boards/arm/nucleo_f401re/nucleo_f401re_defconfig24
1 files changed, 14 insertions, 10 deletions
diff --git a/boards/arm/nucleo_f401re/nucleo_f401re_defconfig b/boards/arm/nucleo_f401re/nucleo_f401re_defconfig
index 76e8b981f..f01e7c2f0 100644
--- a/boards/arm/nucleo_f401re/nucleo_f401re_defconfig
+++ b/boards/arm/nucleo_f401re/nucleo_f401re_defconfig
@@ -22,20 +22,24 @@ CONFIG_GPIO=y
# clock configuration
CONFIG_CLOCK_CONTROL=y
-CONFIG_CLOCK_STM32F4X_SYSCLK_SRC_PLL=y
+
+# Clock configuration for Cube Clock control driver
+CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
+CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
# use HSE as PLL input
-CONFIG_CLOCK_STM32F4X_PLL_SRC_HSE=y
+CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
# however, the board does not have an external oscillator, so just use
# the 8MHz clock signal coming from integrated STLink
-CONFIG_CLOCK_STM32F4X_HSE_BYPASS=y
+CONFIG_CLOCK_STM32_HSE_BYPASS=y
# produce 84MHz clock at PLL output
-CONFIG_CLOCK_STM32F4X_PLLM_DIV_FACTOR=8
-CONFIG_CLOCK_STM32F4X_PLLN_MULTIPLIER=336
-CONFIG_CLOCK_STM32F4X_PLLP_DIV_FACTOR=4
-CONFIG_CLOCK_STM32F4X_PLLQ_DIV_FACTOR=7
-CONFIG_CLOCK_STM32F4X_AHB_PRESCALER=0
-CONFIG_CLOCK_STM32F4X_APB1_PRESCALER=2
-CONFIG_CLOCK_STM32F4X_APB2_PRESCALER=0
+CONFIG_CLOCK_STM32_PLL_M_DIVISOR=8
+CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=336
+CONFIG_CLOCK_STM32_PLL_P_DIVISOR=4
+CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=7
+CONFIG_CLOCK_STM32_AHB_PRESCALER=1
+CONFIG_CLOCK_STM32_APB1_PRESCALER=2
+CONFIG_CLOCK_STM32_APB2_PRESCALER=1
+
#enable pwm
CONFIG_PWM=y